



# CONTENTS

# INTRODUCING THE SERIES 3000 BIPOLAR MICROPROCESSOR

The introduction of the Signetics Series 3000 Bipolar Microprocessor Chip Set has brought new levels of high performance to microprocessor applications not previously possible with MOS technology. Combining the Schottky bipolar N3001 Microprogram Control Unit (MCU) and N3002 Central Processing Element (CPE) with industry standard memory and support circuits, microinstruction cycle times of 100 nanoseconds are possible.

In the majority of cases, the choice of a bipolar microprocessor slice, as opposed to an MOS device, is based on speed or flexibility of microprogramming. Starting with these characteristics, the design of the Signetics Series 3000 Microprocessor has been optimized around the following objectives:

- Fast cycle time
- All memory and support chips are industry standard
- Cooler operation
- Lower total system cost

Futhermore, systems built with large-scale integrated circuits are much smaller and require less power than equivalent systems using medium and/or small scale integrated circuits.

The two components of the Series 3000 chip set, when combined with industry standard memory and peripheral circuits, allows the design engineer to construct high-performance processors and/or controllers with a minimum amount of auxillary logic. Features such as the multiple independent address and data buses, tri-state logic, and separate output enable lines eliminate the need for time-multiplexing of buses and associated hardware.

Each Central Processing Element represents a

complete 2-bit slice through the data processing section of a computer. Several CPE's may be connected in parallel to form a processor of any desired word length. The Microprogram Control Unit controls the sequence in which microinstructions are fetched from the microprogram memory (ROM/PROM), with these microinstructions controlling the step-by-step operation of the processor.

Each CPE contains a 2-bit slice of five independent buses. Although they can be used in a variety of ways, typical connections are:

Input M-bus: Carries data from external

memory

Input I-bus: Carries data from input/

output device

Input K-bus: Used for microprogram mask

or literal (constant) value

input

Output A-bus: Connected to CPE Memory

Address Register

Output D-bus: Connected to CPE accumula-

tor.

As the CPE's are paralleled together, all buses, data paths, and registers are correspondingly expanded.

The microfunction input bus (F-bus) controls the internal operation of the CPE, selecting both the operands and the operation to be executed upon them. The arithmetic logic unit (ALU), controlled by the microfunction decoder, is capable of over 40 Boolean and binary operations as outlined in the FUNCTION DESCRIPTION section of the N3002 data sheet. Standard carry look-ahead outputs (X and Y) are generated by the CPE for use with industry standard devices such as the 74S182.

# FEATURES OF THE SERIES 3000 MICROCESSOR CHIP SET

#### N3001

- Signetics Schottky TTL process
- 45 ns cycle time (typ.)
- Direct addressing of standard bipolar PROM or ROM
- 512 microinstruction addressability
- 4 bit program latch
- 3 flag registers
- 11 address control (jump) functions
- 8 flag control functions

#### N3002

- 45 ns cycle time (typ.)
- Easy expansion to 2N bits word length
- 11 general purpose registers
- Full function accumulator
- 2's complement arithmetic
- Logical AND, OR, NOT, Exclusive NOR
- Increment, decrement, shift left/right
- Bit testing and zero detect
- Carry look-ahead generation
- Masking via K-bus
- Nondestructive testing of data in accumulator and scratchpad
- 3 input buses
- 2 output buses

# FEATURES OF COMPATIBLE PRODUCTS

#### 82S100, 82S101 FPLA

- Field programmable (Ni-Cr Link)
- Input variables 16
- Output functions 8
- Product terms 48
- Address access time 50 ns
- Tri-state (82S100) or open collector (82S101) outputs
- 28 pin ceramic dip

#### 82\$115/123/129 PROMs

- Schottky TTL technology
- Single +5V power supply
- 32 x 8 organization (82S123)
- 256 x 8 organization (82S129)
- 512 x 8 organization (82S115)
- Field programmable (Nichrome)
- On-chip storage latches (82S115 only)
- Low current pnp inputs
- Tri-state outputs
- 35 ns typical access time
- Standard 24 pin DIP (82S115)
- Standard 16 pin DIP (82S123, 82S129)

#### 82S25/82S116/82S11 RAMs

- Schottky TTL technology
- 16 x 4 organization (82S25)

- 256 x 1 organization (82S116)
- 1024 x 1 organization (82S11)
- On-chip address decoding
- 16 pin ceramic dip

#### 8T26A/8T28 Quad Transceiver

- Schottky TTL technology
- Four pairs of bus drivers/receivers
- Separate drive and receive enable lines
- Tri-state outputs
- Low current pnp inputs
- High fan out driver sinks 40mA
- 20 ns maximum propagation delay
- Standard 16 pin DIP

#### 8T31 8-bit Bidirectional Port

- Schottky TTL technology
- Two independent bidirectional busses
- Eight bit latch register
- Independent read, write controls for each bus
- Bus A overrides if a write conflict occurs
- Register can be addressed as a memory location
- via Bus B Master Enable
- 30 ns maximum propagation delay
- Low input current: 500μA
- High fan out sinks 20mA
- Standard 24 pin DIP

A typical processor configuration is shown in Figure 1. It should be remembered that in working with slice-oriented microprocessors, the final configuration may be varied to enhance speed, reduce component count, or increase data-processing capability. One method of maximizing

a processor's performance is called pipelining. To accomplish this, a group of D-type flip-flops or latches (such as the 74174 Hex D-type Flip-Flop) are connected to the microprogram memory outputs (excluding the address control field  $AC_0$  -  $AC_6$ ) to buffer the current microinstruction




Figure 1: MICROCOMPUTER BLOCK DIAGRAM

and allow the MCU to overlap the fetch of the next instruction with the execution of the current one. The time saved in pipelining operations is the shorter of either the address set-up time to the microprogram memory (ROM/PROM) or the access time of the ROM/PROM. A convenient way of implementing pipelining is to use ROMs with on-board latches, such as the Signetics 82S115.

Figure 2 shows a typical microinstruction format using the 82S129 PROMs contained in the Signetics 3000 Microprocessor Designer's Evaluation Kit. Although this particular example is for a 40-bit word (10 PROMs), the allocation of bits for the mask (K-bus) and optional processor functions depands on the specific application of the system and the trade offs which the designer wishes to make.

In using the K-bus, it should be kept in mind that the K inputs are always ANDed with the B-multiplexer outputs into the ALU. Bit masking, frequently done in computer control systems, can be performed with the mask supplied to the K-bus directly from the microinstruction.

By placing the K-bus in either the all-one or all-zero condition (done with a single control bit in the microinstruction), the accumulator will either be selected or de-selected, respectively, in a given operation. This feature nearly doubles the amount of microfunctions in the CPE. A description of these various microfunctions can be found in the N3002 data sheet under the heading "FUNCTION DESCRIPTION" by referring to the K-bus conditions of all-ones (11) and all-zeros (00).

The MCU controls the sequence in which microinstructions are fetched from the microprogram memory (ROM/PROM). In its classical form, the MCU would use a next-address field in each microinstruction. However, the N3001 uses a modified classical approach in which the microinstruction field specifies conditional tests on the MCU bus inputs and registers. The next-address logic of the MCU also makes extensive use of a row/column addressing scheme, whereby the next address is defined by a 5-bit row address and 4-bit column address. Thus, from a particular address location, it is possible to jump unconditionally to any other location within that row or




Figure 2: TYPICAL MICROINSTRUCTION FORMAT.

Note: The mask field need only be used during masking operations. At other times, it is entirely user definable.

column, or conditionally to other specified locations in one operation. Using this method, the processor functions can be executed in aprallel with program branches.

As an example of this flexibility, let us assume a disk controller is being designed. As part of the sequence logic, three bits of the disk drive status word must be tested and all three must be true in order to proceed with the particular sequencing operation. In any sequencing operation using a status word for conditional branch information, there are innumerable combinations of bits which must be tested throughout the sequencing operation. Using discrete logic techniques, this would involve several levels of gating.

However, the entire operation can be done in two microinstructions. First, the mask (K-bus) field in the microinstruction format is encoded with a one for each corresponding status bit to be tested and a zero for each bit to be discarded. The status word is input via the I-bus and ANDed with the K-bus mask using the CPE microfunction operation from F-Group 2, R-Group III. Assuming we are using low-true logic (TRUE = 0 Volts), we now test the result, which is located in the accumulator AC, for all zeros using the CPE microfunction operation from F-Group 5, R-Group III. Depending on the zero/non-zero status of AC, a one or zero will be loaded into the carryout CO bit. This

bit can now be used as a condition for the next address jump calculation within the N3001 MCU. If the AC was zero (status word was true), we will jump to the next address within our controller sequence. If the AC was non-zero (status word not true), then a jump would be made back to the beginning of this two-microinstruction loop and the test sequence repeated until the status word (all three bits) is true.

Figure 3 shows a typical timing diagram for a system operating in the non-pipelined mode. Keep in mind that the maximum clock rate is dependent upon the total of propagation delay times plus required set-up times. It is at the designer's discretion to resolve the speed versus complexity tradeoffs.




Figure 3: SYSTEM TIMING - NON-PIPELINED CONFIGURATION







#### PRELIMINARY INFORMATION

# BIPOLAR MICROPROCESSOR

#### **DESCRIPTION**

The N3001 MCU is one element of a bipolar microcomputer set. When used with the 3002, 74S182, ROM or PROM memory, a powerful microprogrammed computer can be implemented,


The 3001 MCU controls the fetch sequence of microinstructions from the microprogram memory. Functions performed by the 3001 include:

- Maintenance of microprogram address register
- Selection of next microinstruction address
- Decoding and testing of data supplied via several input busses
- Saving and testing of carry output data from the central processing (CP) array
- Control of carry/shift input data to the CP array
- Control of microprogram interrupts


#### **FEATURES**

- SCHOTTKY TTL PROCESS
- 45ns CYCLE TIME (TYP.)
- DIRECT ADDRESSING OF STANDARD BIPOLAR **PROM OR ROM**
- 512 MICROINSTRUCTION ADDRESSIBILITY
- ADVANCED ORGANIZATION:
  - 9-BIT MICROPROGRAM ADDRESS REGISTER AND BUS ORGANIZED TO ADDRESS MEMORY BY ROW AND COLUMN
  - 4-BIT PROGRAM LATCH
  - 2 FLAG REGISTERS
- 11 ADDRESS CONTROL FUNCTIONS:
  - 3 JUMP AND TEST LATCH FUNCTION
  - 16 WAY JUMP AND TEST INSTRUCTION
- FLIGHT FLAG CONTROL FUNCTIONS:
  - 4 FLAG INPUT FUNCTIONS
  - 4 FLAG OUTPUT FUNCTIONS

#### PIN CONFIGURATION



### **N3001 BLOCK DIAGRAM**



# PIN DESCRIPTION

PIN	SYMBOL	NAME AND FUNCTION	TYPE
1–4	PX <sub>4</sub> -PX <sub>7</sub>	Primary Instruction Bus Inputs  Data on the primary instruction bus is tested by the JPX function to determine the next microprogram address.	Active LOW
5, 6, 8, 10	$\overline{SX_0} - \overline{SX_3}$	Secondary Instruction Bus Inputs  Data on the secondary instruction bus is synchronously loaded into the PR-latch while the date on the PX-bus is being tested (JPX). During a subsequent cycle, the contents of the PR-latch may be tested by the JPR, JLL, or JRL functions to determine the next microprogram address.	Active LOW
7, 9, 11	PR <sub>0</sub> -PR <sub>2</sub>	PR-Latch Outputs  The PR-latch outputs are asynchronously enabled by the JCE function.  They can be used to modify microinstructions at the outputs of the microprogram memory or to provide additional control lines.	Open Collector
12, 13, 15, 16	FC <sub>0</sub> -FC <sub>3</sub>	Flag Logic Control Inputs  The flag logic control inputs are used to cross-switch the flags (C and Z) with the flag logic input (FI) and the flag logic output (FO).	Active HIGH
14	FO	Flag Logic Output The outputs of the flags (C and Z) are multiplexed internally to form the common flag logic output. The output may also be forced to a logical O or logical 1.	Active LOW Three-state
17	FI	Flag Logic Input The flag logic input is demultiplexed internally and applied to the inputs of the flags (C and Z). Note: The flag input data is saved in the F-latch when the clock input (CLK) is low.	Active LOW

#### PIN DESCRIPTION (Cont'd)


PIN	SYMBOL	NAME AND FUNCTION	ТҮРЕ
18	ISE	Interrupt Strobe Enable Output The interrupt strobe enable output goes to logical 1 when one of the JZR functions are selected (see Functional Description). It can be used to provide the strobe signal required by interrupt circuits.	Active HIGH
19	CLK	Clock Input	
20	GND	Ground	
21–24 37–39	$AC_0-AC_6$	Next Address Control Function Inputs All jump functions are selected by these control lines.	Active HIGH
25	EN	Enable Input When in the HIGH state, the enable input enables the microprogram address, PR-latch and flag outputs.	
26-29	$MA_0-MA_3$	Microprogram Column Address Outputs	Three-state
30-34	$MA_4-MA_8$	Microprogram Row Address Outputs	Three-state
35	ERA	Enable Row Address Input When in the LOW state, the enable row address input independently disables the microprogram row address outputs. It can be used to facilite the implementation of priority interrupt systems.	Active HIGH
36	LD	Microprogram Address Load Input When the active HIGH state, the microprogram address load input inhibits all jump functions and synchronously loads the date on the instructions busses into the microprogram register. However, it does not inhibit the operation of the PR-latch or the generation of the interrupt strobe enable.	Active HIGH
40	VCC	+5 Volt Supply	

#### THEORY OF OPERATION

The MCU controls the sequence of microinstructions in the microprogram memory. The MCU simultaneously controls 2 flip-flops (C, Z) which are interactive with the carry-in and carry-out logic of an array of CPEs.

The functional control of the MCU provides both unconditional jumps to new memory locations and jumps which are dependent on the state of MCU flags or the state of the "PR" latch. Each instruction has a "jump set" associated with it. This "jump set" is the total group of memory locations which can be addressed by that instruction.

The MCU utilizes a two-dimensional addressing scheme in the microprogram memory. Microprogram memory is organized as 32 rows and 16 columns for a total of 512 words. Word length is variable according to application. Address is accomplished by a 9-bit address organized as row and column address.



### SIGNETICS MICROPROGRAM CONTROL UNIT ■ N3001

#### **ABSOLUTE MAXIMUM RATINGS**

 $\begin{array}{ccc} \text{Operating Temperature} & 0^{\circ}\text{C to } 70^{\circ}\text{C} \\ \text{Storage Temperature} & -65^{\circ}\text{C to } +150^{\circ}\text{C} \\ \text{Supply Voltages} & 7\text{V} \\ \text{All Input Voltages} & +5.5\text{V} \\ \text{Output Currents} & 100\text{mA} \\ \end{array}$ 

NOTE

# **DC ELECTRICAL CHARACTERISTICS** $T_A = 0^{\circ}C$ to $70^{\circ}C$

		ADAMETED TEST CONDITIONS					
	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>1</sup>	MAX	UNIT	
V <sub>C</sub>	Input Clamp Voltage (All Input Pins)	V <sub>CC</sub> = 4.75, I <sub>C</sub> = -5mA		-0.8	-1.0	V	
1 <sub>F</sub>	Input Load Current: CLK Input EN Input All Other Inputs	V <sub>CC</sub> = 5.25V, V <sub>F</sub> = 0.45V		-0.075 -0.05 -0.025	-0.75 -0.50 -0.25	mA mA mA	
1 <sub>R</sub>	Input Leakage Current: CLK EN Input All Other Inputs	V <sub>CC</sub> = 5.25V, V <sub>R</sub> = 5.25V			120 80 40	μΑ μΑ μΑ	
$V_{IL}$	Input Low Voltage	V <sub>CC</sub> = 5.0V			0.8	V	
V <sub>I H</sub>	Input High Voltage		2.0			V	
Icc	Power Supply Current	$V_{CC} = 5.25V^2$		170	240	mA	
VOL	Output Low Voltage (All Output Pins)	V <sub>CC</sub> = 4.75V, I <sub>OL</sub> = 10mA		0.35	0.45	V	
v <sub>oh</sub>	Output High Voltage (MA <sub>O</sub> -MA <sub>8</sub> , ISE, FO)	V <sub>CC</sub> = 4.75V, I <sub>OH</sub> = -1mA	2.4	3.0		V	
I <sub>os</sub>	Output Short Circuit Current (MA <sub>0</sub> -MA <sub>8</sub> , ISE, FO)	V <sub>CC</sub> = 5.0V	-15	-28	-60	mA	
I <sub>o (off)</sub>	Off-State Output Current: PR <sub>0</sub> -PR <sub>2</sub> , MA <sub>0</sub> -MA <sub>2</sub> , FO MA <sub>0</sub> -MA <sub>8</sub> , FO	$V_{CC} = 5.25V, V_o = 0.45V$ $V_{CC} = 5.25V, V_o = 5.25V$			- 100 - 100	μΑ μΑ	

#### NOTES

<sup>1.</sup> Typical values are for  $T_A = 25^{\circ} C$  and 5.0 supply voltage.

<sup>2.</sup> EN input grounded, all other inputs and outputs open.

JCF

#### **FUNCTIONAL DESCRIPTION**

The following is a description of each of the eleven address control functions. The symbols shown below are used to specify row and column addresses.

SYMBOL	MEANING
row <sub>n</sub>	5-bit next row address where n is the decimal row address.
col <sub>n</sub>	4-bit next column address where n is the decimal column address.

#### UNCONDITIONAL ADDRESS CONTROL (JUMP) FUNCTIONS

The jump functions use the current microprogram address (i.e., the contents of the microprogram address register prior to the rising edge of the clock) and several bits from the address control inputs to generate the next microprogram address.

MNEMONIC	FUNCTION DESCRIPTION
JCC	Jump in current column. $AC_0-AC_4$ are used to select 1 of 32 row addresses in the current column, specified by $MA_0-MA_3$ , as the next address.
JZR	Jump to zero row. $AC_0-AC_3$ are used to select 1 of 16 column addresses in $row_0$ , as the next address.
JCR	Jump in current row. $AC_0-AC_3$ are used to select 1 of 16 addresses in the current row, specified by $MA_4-MA_8$ , as the next address.
JCE	Jump in current column/row group and enable PR-latch outputs, $AC_0-AC_2$ are used to select 1 of 8 row addresses in the current row group, specified by $MA_7-MA_8$ , as the next row address. The current column is specified by $MA_0-MA_3$ . The PR-latch out-

### FLAG CONDITIONAL ADDRESS CONTROL (JUMP/TEST) FUNCTIONS

The jump/test flag functions use the current microprogram address, the contents of the selected flag or latch, and several bits from the address control function to generate the next microprogram address.

puts are asynchronously enabled.

MNEMONIC	FUNCTION DESCRIPTION										
JFL	Jump/test F-latch. $AC_0-AC_3$ are used to										
	select 1 of 16 row addresses in the current										
	row group, specified by MA <sub>8</sub> , as the next										

ne next row address. If the current column group, specified by MA<sub>3</sub>, is col<sub>0</sub>-col<sub>7</sub>, the F-latch is used to select col2 or col3 as the next column address. If MA3 specifies column group col<sub>8</sub>-col<sub>15</sub>, the F-latch is used to select col<sub>10</sub> or col<sub>11</sub> as the next column address.

Jump/test C-flag.  $AC_0-AC_2$  are used to select 1 of 8 row addresses in the current row group, specified by MA7 and MA8, as the next row address. If the current column group specified by MA<sub>8</sub> is col<sub>0</sub>-col<sub>7</sub>, the C-flag is used to select col<sub>2</sub> or col<sub>3</sub> as the next column address. If MA3 specifies column group col<sub>8</sub>-col<sub>15</sub>, the C-flag is used to select  $col_{10}$  or  $col_{11}$  as the next column

JZF Jump/test Z-flag. Identical to the JCF function described above, except that the Z-flag, rather than the C-flag, is used to select the next column address.

#### PX-BUS AND PR-LATCH CONDITIONAL ADDRESS CONTROL (JUMP/TEST) FUNCTIONS

The PX-bus jump/test function uses the data on the primary instruction bus (PX<sub>4</sub>-PX<sub>7</sub>), the current microprogram address, and several selection bits from the address control function to generate the next microprogram address. The PR-latch jump/test functions use the data held in the PR-latch, the current microprogram address, and several selection bits from the address control function to generate the next microprogram address.

MNEMONIC	FUNCTION DESCRIPTION
JPR	Jump/test PR-latch. $AC_0-AC_2$ are used to select 1 of 8 row addresses in the current row group, specified by $MA_7$ and $MA_8$ , as the next row address. The four PR-latch bits are used to select 1 of 16 possible column addresses as the next column address.
JLL	Jump/test leftmost PR-latch bits. $AC_0-AC_2$ are used to select 1 of 8 row addresses in the current row group, specified by $MA_7$ and $MA_8$ , as the next row address. $PR_2$ and $PR_3$ are used to column addresses in $col_4$ through $col_7$ as the next column address.
JRL	Jump/test rightmost PR-latch bits. $AC_0$ and $AC_1$ are used to select 1 of 4 high-order row addresses in the current row group, specified by $MA_7$ and $MA_8$ , as the next row address. $PR_0$ and $PR_1$ are used to select 1 of 4 possible column addresses in $col_{12}$ through $col_{15}$ as the next column address.
JPX	Jump/test PX-bus and load PR-latch. $AC_0$ and $AC_1$ are used to select 1 of 4 row addresses in the current row group, specified by $MA_6$ – $MA_8$ , as the next row address. $PX_4$ – $PX_7$ are used to select 1 of 16 possible column addresses as the next column address. $SX_0$ – $SX_3$ data is locked in the

PR-latch at the rising edge of the clock.

# PX-BUS AND PR-LATCH CONDITIONAL ADDRESS CONTROL (JUMP/TEST) FUNCTIONS (Continued)

The flag control functions of the MCU are selected by the four input lines designated  $FC_0-FC_3$ . Function code formats are given in "Flag Control Function summary".

The following is a detailed description of each of the eight flag control functions.

#### FLAG INPUT CONTROL FUNCTIONS

The flag input control functions select which flag or flags will be set to the current value of the flag input (FI) line. Data on FI is stored in the F-latch when the clock is low. The content of the F-latch is loaded into the C and/or Z flag on the rising edge of the clock.

MNEMONIC	FUNCTION DESCRIPTION
SCZ	Set C-flag and Z-flag to FI. The C-flag and the Z-flag are both set to the value of FI.
STZ	Set Z-flag to FI. The Z-flag is set to the value of FI. The C-flag is unaffected.
STC	Set C-flag to FI. The C-flag is set to the value of FI. The Z-flag is unaffected.
HCZ	Hold C-flag and Z-flag. The values in the C-flag and Z-flag are unaffected.

#### FLAG OUTPUT CONTROL FUNCTIONS

The flag output control functions select the value to which the flag output (FO) line will be forced.

MNEMONIC	FUNCTION DESCRIPTION
FFO	Force FO to O. FO is forced to the value of logical O.
FFC	Force FO to C. FO is forced to the value of the C-flag.
FFZ	Force FO to Z. FO is forced to the value of the Z-flag.
FF1	Force FO to 1. FO is forced to the value of logical 1.

#### STROBE FUNCTIONS

The load function of the MCU is controlled by the input line designated LD. If the LD line is active HIGH at the rising edge of the clock, the date on the primary and secondary instruction busses,  $PX_4-PX_7$  and  $SX_0-SX_3$ , is loaded into the microprogram address register.  $PX_4-PX_7$  are loaded into  $MA_0-MA_3$  and  $SX_0-SX_3$  are loaded into  $MA_4-MA_7$ . The high-order bit of the microprogram address register  $MA_8$  is set to a logical 0. The bits from the primary instruction bus select 1 of 16 possible column addresses. Likewise, the bits from the secondary instruction bus select 1 of the first 16 row addresses.

The MCU generates an interrupt strobe enable on the output line designated ISE. The line is placed in the active high state whenever a JZR to  $\operatorname{col}_{15}$  is selected as the address control function. Generally, the start of a macroinstruction fetch sequence is situated at  $\operatorname{row}_0$  and  $\operatorname{col}_{15}$  so the interrupt control may be enabled at the beginning of

#### ADDRESS CONTROL FUNCTION SUMMARY

MNEMONIC	DECODINE CO	FUNCTION							<b>NEXT ROW</b>				NEXT COL				
	DESCRIPTION	AC <sub>6</sub>	5	4	3	2	1	0	MA <sub>8</sub>	7	6	5	4	MA <sub>3</sub>	2	1	0
JCC	Jump in current column	0	0	d <sub>4</sub>	d <sub>3</sub>	d <sub>2</sub>	d <sub>1</sub>	d <sub>0</sub>	d <sub>4</sub>	d <sub>3</sub>	$d_2$	d <sub>1</sub>	d <sub>0</sub>	m <sub>3</sub>	m <sub>2</sub>	· m <sub>1</sub>	m <sub>0</sub>
JZR	Jump to zero row	0	1	0	d <sub>3</sub>	d <sub>2</sub>	d <sub>1</sub>	d <sub>0</sub>	0	0	0	0	0	d <sub>3</sub>	$d_2$	d <sub>1</sub>	d <sub>0</sub>
JCR	Jump in current row	0	1	1	$d_3$	$d_2$	d <sub>1</sub>	$d_0$	mg	m <sub>7</sub>	m <sub>6</sub>	m <sub>5</sub>	m4	$d_3$	d <sub>2</sub>	d <sub>1</sub>	d <sub>0</sub>
JCE	Jump in column/enable	1	1	1	0	$d_2$	$d_1$	$d_0$	mg	m <sub>7</sub>	$d_2$	$d_1$	$d_0$	m <sub>3</sub>	$m_2$	m <sub>1</sub>	m <sub>0</sub>
JFL	Jump/test F-latch	1	0	0	d <sub>3</sub>	$d_2$	d <sub>1</sub>	d <sub>0</sub>	m <sub>8</sub>	d <sub>3</sub>	$d_2$	d <sub>1</sub>	d <b>0</b>	m <sub>3</sub>	0	1	f
JCF	Jump/test C-flag	1	0	1	0	$d_2$	d <sub>1</sub>	d <sub>0</sub>	m <sub>8</sub>	m <sub>7</sub>	$d_2$	$d_1$	d <b>0</b>	m <sub>3</sub>	0	1	С
JZF	Jump/test Z-flag	1	0	1	1	d <b>2</b>	d <sub>1</sub>	$d_0$	mg	m <sub>7</sub>	d <sub>2</sub>	d <sub>1</sub>	d <sub>0</sub>	m <sub>3</sub>	0	1	z
JPR	Jump/test PR-latch	1	1	0	0	d <sub>2</sub>	d <sub>1</sub>	d <sub>0</sub>	mg	m <sub>7</sub>	$d_2$	d <sub>1</sub>	$d_0$	p <sub>3</sub>	p <sub>2</sub>	p <sub>1</sub>	p <sub>0</sub>
JLL	Jump/test left PR bits	1	1	0	1	$d_2$	d <sub>1</sub>	d <sub>0</sub>	mg	m <sub>7</sub>	$d_2$	d <sub>1</sub>	d <b>0</b>	0	1	p <sub>3</sub>	p <sub>2</sub>
JRL	Jump/test right PR bits	1	1	1	1	1	d <sub>1</sub>	$d_{0}$	mg	m <sub>7</sub>	1	d <sub>1</sub>	$d_{0}$	1	1	p <sub>1</sub>	p <sub>0</sub>
JPX	Jump/test PX-bus	1	1	1	1	0	d <sub>1</sub>	d <sub>0</sub>	mg	m <sub>7</sub>	m <sub>6</sub>	d <sub>1</sub>	d <b>o</b>	×7	× <sub>6</sub>	×5	×4

#### NOTE:

dn = Data pm address control line n

m<sub>n</sub> = Data in microprogram address register bit n

pn = Data in PR-latch bit n

 $x_n$  = Data on PX-bus line n (active LOW)

f, c, z = Contents of F-latch, C-flag, or Z-flag, respectively

#### STROBE FUNCTIONS Cont'd.

the fetch/execute cycle. The interrupt control responds to the interrupt by pulling the enable row address (ERA) input line low to override the selected next row address from the MCU. Then by gating an alternative next row address on to the row address lines of the microprogram memory, the microprogram may be forced to enter an interrupt handling routine. The alternative row address placed on the microprogram memory address lines does not alter the contents of the microprogram address register. Therefore, subsequent jump functions will utilize the row address in the register, and not the alternative row address, to determine the next microprogram address.

Note, the load function always overrides the address control function on  $AC_0-AC_6$ . It does not, however, override the latch enable or load sub-functions of the JCE or JPX instruction, respectively. In addition, it does not inhibit the interrupt strobe enable or any of the flag control functions.

#### FLAG CONTROL FUNCTION SUMMARY

TYPE	MNEMONIC	DESCRIPTION	FC <sub>1</sub>	0
	SCZ	Set C-flag and Z-flag to f	0	0
Flag	STZ	Set Z-flag to f	0	1
Input	STC	Set C-flag to f	1	0
	HCZ	Hold C-flag and Z-flag	1	1

TYPE	MNEMONIC	DESCRIPTION	FC <sub>3</sub>	2
	FF0	Force FO to 0	0	0
Flag	FFC	Force FO to C-flag	0	1
Flag Output	FFZ	Force FO to Z-flag	1	0
	FF1	Force FO to 1	1	1

LOAD FUNCTION	NEXT ROW					N	EXT	со	L
LD	MA <sub>8</sub>	7	6	5	4	MA <sub>3</sub>	2	1	0
0	See Appendix A					See Ap	pend	lix A	
1	0	x <sub>3</sub>	×2	×1	x <sub>0</sub>	×7	×6	×5	×4

#### NOTE:

f = Contents of the F-latch


 $x_n = Data on PX- or SX-bus line n (active LOW)$ 

#### **JUMP SET DIAGRAMS**


The following ten diagrams illustrate the jump set for each of the eleven jump and jump/test functions of the MCU. Location 341 indicated by the circled square, represents one current row ( $row_{21}$ ) and current column ( $col_5$ )

address. The dark boxes indicate the microprogram locations that may be selected by the particular function as the next address.


JCC
JUMP IN CURRENT COLUMN





#### JZR JUMP TO ZERO ROW




## JUMP SET DIAGRAMS Cont'd.










### JUMP SET DIAGRAMS Cont'd.




# AC ELECTRICAL CHARACTERISTICS $T_A = 0^{\circ}C$ to $70^{\circ}C$ , $V_{CC} = 5.0V + 5\%$

	DADAMETER		LIMITS		LINIT
	PARAMETER	MIN	TYP <sup>1</sup>	MAX	UNIT
t <sub>CY</sub>	Cycle Time	60	45		ns
$t_{WP}$	Clock Pulse Width	17	10		ns
	Control and Data Input Set-Up Times:				
t <sub>SF</sub>	LD, $AC_0 - AC_6$	7	0		ns
tsk	FC <sub>0</sub> , FC <sub>1</sub>	7	0		ns
$t_{SX}$	$SX_0-SX_3$ , $PX_4-PX_7$	28	20		ns
tsı	FI	12	0		ns
	Control and Data Input Hold Times:				
t <sub>HF</sub>	LD, $AC_0 - AC_6$	4	0		ns
t <sub>HK</sub>	$FC_0$ , $FC_1$	4	0		ns
t <sub>HX</sub>	$SX_0-SX_3$ , $PX_4-PX_7$	16	0		ns
tHI	FI	16	6		ns
t <sub>CO</sub>	Propagation Delay from Clock Input (CLK) to Outputs (MA <sub>0</sub> -MA <sub>8</sub> , FO)		24	36	ns
t <sub>KO</sub>	Propagation Delay from Control Inputs $FC_2$ and $FC_3$ to Flag Out (FO)		13	24	ns
t <sub>FO</sub>	Propagation Delay from Control Inputs $AC_0-AC_6$ to Latch Outputs $(PR_0-PR_2)$		21	32	ns
t <sub>EO</sub>	Propagation Delay from Enable Inputs EN and ERA to Outputs (MA $_0$ -MA $_8$ , FO, PR $_0$ -PR $_2$ )		17	26	ns
t <sub>FI</sub>	Propagation Delay from Control Inputs $AC_0-AC_6$ to Interrupt Strobe Enable Output (ISE)		19	32	ns

#### NOTE

#### PARAMETER MEASUREMENT INFORMATION

#### **LOAD CIRCUIT**



NOTE: ALL RESISTORS VALUES ARE TYPICAL AND IN OHMS.

### **TEST CONDITIONS**

Input pulse amplitude of 2.5 volts.


Input rise and fall times of 5ns between 1 volt and 2 volts.

Output load of 10mA and 50pF.

Speed measurements are taken at the 1.5 volt level.

<sup>1.</sup> Typical values are for  $T_A = 25^{\circ} C$  and 5.0 supply voltage.

### **VOLTAGE WAVEFORMS**



#### **PRELIMINARY**

# BIPOLAR MICROPROCESSOR

PIN CONFIGURATION


#### **DESCRIPTION**

The N3002 Central Processing Element (CPE) is one part of a bipolar microcomputer set. The N3002 is organized as a 2-bit slice and performs the logical and arithmetic functions required by micro - instructions. A system with any number of bits in a data word can be implemented by using multiple N3002s, the N3001 microcomputer control unit, the N74S182 carry look-ahead unit and ROM or PROM memory.

#### **FEATURES**

- 45ns CYCLE TIME (TYP.)
- **EASY EXPANSION TO MULTIPLE OF 2 BITS**
- 11 GENERAL PURPOSE REGISTERS
- **FULL FUNCTION ACCUMULATOR**
- **USEFUL FUNCTIONS INCLUDE:** 2's COMPLEMENT ARITHMETIC LOGICAL AND, OR, NOT, EXCLUSIVE-NOR INCREMENT, DECREMENT SHIFT LEFT/SHIFT RIGHT **BIT TESTING AND ZERO DETECTION CARRY LOOK-AHEAD GENERATION MASKING VIA K-BUS** CONDITIONED CLOCKING ALLOWING NON-DESTRUCTIVE TESTING OF DATA IN ACCU-**MULATOR AND SCRATCHPAD**
- 3 INPUT BUSSES
- **2 OUTPUT BUSSES**
- CONTROL BUS

# **I PACKAGE** 10 1 28 V<sub>CC</sub> T<sub>1</sub> 2 27 F<sub>2</sub> K<sub>0</sub> 3 26 F<sub>1</sub> K<sub>1</sub> 4 25 F<sub>0</sub> 24 F3 X | 5 23 ED 22 M<sub>O</sub> CO 7 RO 8 21 M<sub>1</sub> 20 D<sub>1</sub> LI 9 19 D<sub>0</sub> CI 10 18 CLK EA 11 17 F<sub>4</sub> A<sub>1</sub> 12 A<sub>0</sub> 13 16 F<sub>5</sub> GND 14 15 F<sub>6</sub>



#### PIN DESCRIPTION

PIN	SYMBOL	NAME AND FUNCTION	TYPE
1, 2	I <sub>0</sub> -I <sub>1</sub>	External Bus Inputs The external bus inputs provide a separate input port for external input devices.	Active LOW
3, 4	K <sub>0</sub> -K <sub>1</sub>	Mask Bus Inputs The mask bus inputs provide a separate input port for the microprogram memory, to allow mask or constant entry.	Active LOW
5, 6	Х, Ү	Standard Carry Look-Ahead Cascade Outputs The cascade outputs allow high speed arithmetic operations to be performed when they are used in conjunction with the 74S182 Look-Ahead Carry Generator.	Active HIGH
7	со	Ripple Carry Output  The ripple carry output is only disabled during shift right operations.	Active LOW Three-state
8	RO	Shift Right Output The shift right output is only enabled during shift right operations.	Active LOW Three-state
9	LI	Shift Right Input	Active LOW
10	CI	Carry Input	Active LOW
11	EA	Memory Address Enable Input When in the LOW state, the memory address enable input enables the memory address outputs $(A_0-A_1)$ .	Active LOW
12–13	A <sub>0</sub> -A <sub>1</sub>	Memory Address Bus Outputs  The memory address bus outputs are the buffered outputs of the memory address register (MAR).	Active LOW Three-state
14	GND	Ground	
15–17, 24–27	F <sub>0</sub> -F <sub>6</sub>	Micro-Function Bus Inputs The micro-function bus inputs control ALU function and register selection.	Active-HIGH
18	CLK	Clock Input	
19–20	D <sub>0</sub> -D <sub>1</sub>	Memory Data Bus Outputs The memory data bus outputs are the buffered outputs of the full function accumulator register (AC).	Active LOW Three-state
21–22	$M_0-M_1$	Memory Data Bus Inputs The memory data bus inputs provide a separate input port for memory data.	Active LOW
23	ED	Memory Data Enable Input When in the LOW state, the memory data enable input enables the memory data outputs $(D_0-D_1)$ .	Active LOW
28	$v_{cc}$	+5 Volt Supply	

#### SYSTEM DESCRIPTION

#### 1. MICROFUNCTION DECODER AND K-BUS

Basic microfunctions are controlled by a 7-bit bus  $(F_0-F_6)$  which is organized into two groups. The higher 3 bits  $(F_4-F_6)$  are designated as F-Group and the lower 4 bits  $(F_0-F_3)$ 

are designated as the R-Group. The F-Group specifies the type of operation to be performed and the R-Group specifies the registers involved.

#### **SYSTEM DESCRIPTION (Continued)**

The F-Bus instructs the microfunction decoder to:

- Select ALU functions to be performed
- Generate scratchpad register address
- Control A and B multiplexer

The resulting microfunction action can be:

- Data transfer
- Shift operations
- Increment and decrement
- Initialize stack
- Test for zero conditions
- 2's complement addition and subtraction
- Bit masking
- Maintain program counter

#### 2. A AND B MULTIPLEXERS

A and B multiplexers select the proper two operands to the ALU.

A multiplexer selects inputs from one of the following:

- M-bus (data from main memory)
- Scratchpad registers
- Accumulator

B multiplexer selects inputs from one of the following:

- I-bus (data from external I/O devices)
- Accumulator
- K-bus (literal or masking information from microprogram memory)

#### 3. SCRATCHPAD REGISTERS

- Contains 11 registers (R<sub>0</sub>-R<sub>9</sub>, T)
- Scratchpad register outputs are multiplexed to the ALU via the A multiplexer
- Used to store intermediate results from arithmetic/logic operations
- Can be used as program counter

#### 4. ARITHMETIC/LOGIC UNIT (ALU)

The ALU performs the arithmetic and logic operations of the CPE.

Arithmetic operations are:

- 2's complement addition
- Incrementing
- Decrementing
- Shift left
- Shift right

Logical operations are:

- Transfer
- AND
- Inclusive-OR
- Exclusive-OR
- Logic complement

ALU operation results are then stored in the accumulato and/or scratchpad registers. For easy expansion to large arrays, carry look-ahead outputs (X and Y) and cascading shift inputs (LI, Ro) are provided.

#### 5. ACCUMULATOR

- Stores results from ALU operations
- The output of accumulator is multiplexed into ALU vir the A and B multiplexer as one of the operands

#### 6. INPUT BUSES

M-bus Data bus from main memory

- Accepts 2 bits of data from main memory into CPE
- Is multiplexed into the ALU via the A multiplexer

I-bus Data bus from input/output devices

- Accepts 2 bits of data from external input/output devices into CPE
- Is multiplexed into the ALU via the B multiplexer

K-bus A special feature of the N3002 CPE

- During arithmetic operations, the K-bus can be used to mask portions of the field being operated on
- Select or remove accumulator from operation by placing K-bus in all "1" or all "0" state respectively
- During non-arithmetic operation, the carry circuit can be used in conjunction with the K-bus for word-wise-OR operation for bit testing
- Supply literal or constant data to CPE

#### 7. OUTPUT BUSES

A-bus and Memory Address Register

- Main memory address is stored in the memory address register (MAR)
- Main memory is addressed via the A-bus
- MAR and A-bus may also be used to generate device address when executing I/O instructions
- A-bus has Tri-State outputs

D-bus Data bus from CPE to main memory or to I/O

- Sends buffered accumulator outputs to main memory or the external I/O devices
- D-bus has Tri-State outputs

## **FUNCTION DESCRIPTION**

F GROUP	R GROUP	K BUS	NAME	EQUATION	DESCRIPTION
0	1	xx	_	$R_n + (AC \wedge K) + CI \rightarrow R_n, AC$	Logically AND AC with the K-bus. Add the result to ${\rm R}_{\rm n}$ and carry input (CI). Deposit the sum in AC and ${\rm R}_{\rm n}$ .
		00	ILR	$R_n + CI \rightarrow R_n$ , AC	Conditionally increment $R_n$ and load the result in AC. Used to load AC from $R_n$ or to increment $R_n$ and load a copy of the result in AC.
		н	ALR	$AC + R_n + CI \rightarrow R_n$ , $AC$	Add AC and CI to $\mathbf{R}_n$ and load the result in AC. Used to add AC to a register. If $\mathbf{R}_n$ is AC, then AC is shifted left one bit position.
0	11	xx		$M + (AC \wedge K) + CI \rightarrow AT$	Logically AND AC with the K-bus. Add the result to CI and the M-bus. Deposit the sum in AC or T.
		00	ACM	$M + CI \rightarrow AT$	Add CI to M-bus. Load the result in AC or T, as specified. Used to load memory data in the specified register, or to load incremented memory data in the specified register.
		11	AMA	$M + AC + CI \rightarrow AT$	Add the M-bus to AC and CI, and load the result in AC or T, as specified. Used to add memory data or incremented memory data to AC and store the sum in the specified register.
0	Ш	××	_	$\begin{array}{c} AT_{L} \wedge \overline{(I_{L} \wedge K_{L})} \to RO \\ LI \vee \{(I_{H} \wedge K_{H}) \wedge AT_{H}\} \to AT_{H} \\ [AT_{L} \wedge (I_{L} \wedge K_{L})] \vee [AT_{H} \vee (I_{H} \wedge K_{H})] \to AT_{L} \end{array}$	None
		00	SRA	AT <sub>L</sub> → RO AT <sub>H</sub> → AT <sub>L</sub> LI → AT <sub>H</sub>	Shift AC or T, as specified, right one bit position. Place the previous low order bit value on RO and fill the high order bit from the data on LI. Used to shift or rotate AC or T right one bit.
1	1	××	-	$K \vee R_n \rightarrow MAR$ $R_n + K + CI \rightarrow R_n$	Logically OR R <sub>n</sub> with the K-bus. Deposit the result in MAR. Add the K-bus to R <sub>n</sub> and CI. Deposit the result in R <sub>n</sub> .
		00	LMI	$R_n \rightarrow MAR$ $R_n + CI \rightarrow R_n$	Load MAR from $R_{\text{n}}$ . Conditionally increment $R_{\text{n}}$ . Used to maintain a macro-instruction program counter.
		П	DSM	$11 \rightarrow MAR$ $R_n - 1 + CI \rightarrow R_n$	Set MAR to all one's. Conditionally decrement $\mathbf{R}_{\mathbf{n}}$ by one. Used to force MAR to its highest address and to decrement $\mathbf{R}_{\mathbf{n}}$ .

F GROUP	R GROUP	K BUS	NAME	EQUATION	
1	11	××		K V M → MAR M + K + CI → AT	Logically OR the M-bus with the K-bus. Deposit the result in MAR. Add the K-bus to the M-bus and CI. Deposit the sum in AC or T.
		00	LMM	$M \rightarrow MAR$ $M + CI \rightarrow AT$	Load MAR from the M-bus. Add CI to the M-bus. Deposit the result in AC or T. Used to load the address register with memory data for macroinstructions using indirect addressing.
		11	LDM	11 → MAR M - 1 + CI → AT	Set MAR to all ones. Subtract one from the M-bus. Add CI to the difference and deposit the result in AC or T, as specified. Used to load decremented memory data in AC or T.
1	Ш	xx	_	$(\overline{AT} V K) + (AT \Lambda K) + CI \to AT$	Logically OR the K-bus with the complement of AC or T, as specified. Add the result to the logical AND of specified register with the K-bus. Add the sum to CI. Deposit the result in the specified register.
		00	CIA	AT + CI → AT	Add CI to the complement of AC or T, as specified. Deposit the result in the specified register. Used to form the 1's or 2's complement of AC or T.
		П	DCA	AT - 1 + CI → AT	Subtract one from AC or T, as specified. Add CI to the difference and deposit the sum in the specified register. Used to decrement AC or T.
2	1	xx	_	(AC Λ K) – 1 + Cl → R <sub>n</sub> (See Note 1)	Logically AND the K-bus with AC. Subtract one from the result and add the difference to CI. Deposit the sum in $\rm R_{\rm n}$ .
		00	CSR	CI − 1 → R <sub>n</sub> (See Note 1)	Subtract one from CI and deposit the difference in $\boldsymbol{R}_n.$ Used to conditionally clear or set $\boldsymbol{R}_n$ to all 0's or 1's, respectively.
		11	SDR	AC - 1 + CI → R <sub>n</sub> (See Note 1)	Subtract one from AC and add the difference to CI. Deposit the sum in ${\bf R}_n.$ Used to store AC in ${\bf R}_n$ or to store the decremented value of AC in ${\bf R}_n.$
2	П	xx	_	(AC ∧ K) – 1 + Cl → AT (See Note 1)	Logically AND the K-bus with AC. Subtract one from the result and add the difference to CI. Deposit the sum in AC or T, as specified.
		00	CSA	CI − 1 → AT (See Note 1)	Subtract one from CI and deposit the difference in AC or T. Used to conditionally clear or set AC or T.
		H	SDA	AC - 1 + CI → AT (See Note 1)	Subtract one from AC and add the difference to CI. Deposit the sum in AC or T. Used to store AC in T, or decrement AC, or store the decremented value of AC in T.

## **FUNCTION DESCRIPTION (CONT'D)**

F GROUP	R GROUP	K BUS	NAME	EQUATION	DESCRIPTION
2	III	xx	_	(I ∧ K) – 1 + CI → AT (See Note 1)	Logically AND the data of the K-bus with the data on the I-bus. Subtract one from the result and add the difference to CI. Deposit the sum in AC or T, as specified.
		00	CAS	CI -1 →AT	Subtract one from CI and deposit the difference in AC or T. Used to conditionally clear or set AC or T.
		П	LDI	I – 1 + CI → AT	Subtract one from the data on the I-bus and add the difference to CI. Deposit the sum in AC or T, as specified. Used to load input bus data or decremented input bus data in the specified register.
3	1	××	_	$R_n$ + (AC $\wedge$ K) + CI $\rightarrow$ $R_n$	Logically AND AC with the K-bus. Add ${\rm R}_{\rm n}$ and CI to the result. Deposit the sum in ${\rm R}_{\rm n}.$
		00	INR	$R_n + CI \rightarrow R_n$	Add CI to $R_n$ and deposit the sum in $R_n$ . Used to increment $R_n$ .
		11	ADR	$AC + R_n + CI \rightarrow R_n$	Add AC to $R_n$ . Add the result to CI and deposit the sum in $R_n$ . Used to add the accumulator to a register or to add the incremented value of the accumulator to a register.
3	П	xx	_	$M + (AC \wedge K) + CI \to AT$	<b>Logically AND AC with the K-bus.</b> Add the result to CI and the M-bus Deposit the sum in AC or T.
		00	ACM	M + CI → AT	Add CI to M-bus. Load the result in AC or T, as specified. Used to load memory data in the specified register, or to load incremented memory data in the specified register.
		11	AMA	M + AC + CI → AT	Add the M-bus to AC and CI, and load the result in AC or T, as specified. Used to add memory data or incremented memory data to AC and store the sum in the specified register.
3	Ш	xx		AT + (I ∧ K) + CI → AT	Logically AND the K-bus with the I-bus. Add CI and the contents of AC or T, as specified, to the result. Deposit the sum in the specified register.
		00	INA	$AT + CI \rightarrow AT$	Conditionally increment AC or T. Used to increment AC or T.
		11	AIA	I + AT + CI → AT	Add the I-bus to AC or T. Add CI to the result and deposit the sum in the specified register. Used to add input data or incremented input data to the specified register.

### **FUNCTION TRUTH TABLE**

FUNCTION GROUP				5		F <sub>4</sub>	
0		0	0			0	
1		0		0		1	
2		0		1		0	
3		0		1		1	
2 3 4 5		1		0		0	
5		1		0		1	
6		1		1		0	
7		1		1		1	
REGISTER GROUP	ı	REGISTER	F <sub>3</sub>	F <sub>2</sub>	F <sub>1</sub>	F <sub>0</sub>	
		R <sub>0</sub>	0	0	0	0	
		R <sub>1</sub>	0	0	0	1	
		R <sub>2</sub>	0	0	1	0	
		R <sub>3</sub>	0	0	1	1	
		R <sub>4</sub>	0	1	0	0	
		R <sub>5</sub>	0	1	0	1	
'		R <sub>6</sub>	0	1	1	0	
		R <sub>7</sub>	0	1	1	1	
		R <sub>8</sub>	1	0	0	0	
		Rg	1	0	0	1	
		T	1	1	0	0	
		AC	1	1	0	11	
11		Т	1	0	1	0	
		AC	1	0	1	1	
111		Т	1	1	1	0	
		AC	1	1	1	1	

SYMBOL	MEANING
I, K, M	Data on the I, K, and M busses, respectively
CI, LI	Data on the carry input and left input, respectively
CO, RO	Data on the carry output and right output, respectively
R <sub>n</sub>	Contents of register n including T and AC (R-Group I)
AC	Contents of the accumulator
AT	Contents of AC or T, as specified
MAR	Contents of the memory address register
L, H	As subscripts, designate low and high order bit, respectively
+	2's complement addition
	2's complement subtraction
^	Logical AND
\ \ \	Logical OR
<u>⊕</u>	Exclusive-NOR
	Deposit into

NOTE:
1. 2's complement arithmetic adds 111 . . . 11 to perform subtraction of 000 . . . 01.

# FUNCTION DESCRIPTION (CONT'D)

F GROUP	R GROUP	K BUS	NAME	EQUATION	DESCRIPTION
4	I	xx	<del>-</del>	$CI \lor (R_n \land AC \land K) \rightarrow CO$ $R_n \land (AC \land K) \rightarrow R_n$	<b>Logically AND the K-bus with AC.</b> Logically AND the result with the contents of $R_n$ . Deposit the final result in $R_n$ . Logically OR the value of CI with the word-wise OR of the bits of the final result. Place the value of the carry OR on the carry output (CO) line.
		00	CLR	$CI \rightarrow CO$ $0 \rightarrow R_n$	Clear $\mathbf{R}_{\mathbf{n}}$ to all 0's. Force CO to CI. Used to clear a register and force CO to CI.
		11	ANR	$CI \lor (R_n \land AC) \to CO$ $R_n \land AC \to R_n$	Logically AND AC with $R_{\text{n}}$ . Deposit the result in $R_{\text{n}}$ . Force CO to one if the result is non-zero. Used to AND the accumulator with a register and test for a zero result.
4	II	xx	_	$CI \lor (M \land AC \land K) \rightarrow CO$ $M \land (AC \land K) \rightarrow AT$	Logically AND the K-bus with AC. Logically AND the result with the M-bus. Deposit the final result in AC or T. Logically OR the value of CI with the word-wise OR of the bits of the final result. Place the value of the carry OR on CO.
		00	CLA	$CI \rightarrow CO$ $0 \rightarrow AT$	Clear AC or T, as specified, to all 0's. Force CO to CI. Used to clear the specified register and force CO to CI.
		11	ANM	$CI \lor (M \land AC) \rightarrow CO$ $M \land AC \rightarrow AT$	Logically AND the M-bus with AC. Deposit the result in AC or T. Force CO to one if the result is non-zero. Used to AND M-bus data to the accumulator and test for a zero result.
4	1111	xx	-	$CI \lor (AT \land I \land K) \to CO$ $AT \land (I \land K) \to AT$	Logically AND the I-bus with the K-bus. Logically AND the result with AC or T. Deposit the final result in the specified register. Logically OR CI with the word-wise OR of the final result. Place the value of the carry OR on CO.
		00	CLA	$CI \rightarrow CO$ $0 \rightarrow AT$	Clear AC or T, as specified, to all O's. Force CO to CI. Used to clear the specified register and force CO to CI.
		П	ANI	$\begin{array}{c} CI \vee (AT \wedge I) \to CO \\ AT \wedge I \to AT \end{array}$	Logically AND the I-bus with AC or T, as specified. Deposit the result in the specified register. Force CO to one if the result is non-zero. Used to AND the I-bus to the accumulator and test for a zero result.
5	1	xx	-	$\begin{array}{c} \text{CI} \lor \ (\text{R}_n \land \text{K}) \to \text{CO} \\ \text{K} \land \text{R}_n \to \text{R}_n \end{array}$	<b>Logically AND the K-bus with R<math>_{n}</math>.</b> Deposit the result in R $_{n}$ . Logically OR CI with the word-wise OR of the result. Place the value of the carry OR on CO.
		00	CLR	$CI \to CO \qquad 0 \to R_n$	Clear $\mathbf{R}_{\mathbf{n}}$ to all 0's. Force CO to CI. Used to clear a register and force CO to CI.
		11	TZR	$\begin{array}{c} \text{CI} \lor \ R_n \to \text{CO} \\ R_n \to R_n \end{array}$	Force CO to one if $R_{\text{n}}$ is non-zero. Used to test a register for zero. Also used to AND K-bus data with a register for masking and, optionally, testing for a zero result.
5	11	xx	_	$CI \lor (M \land K) \rightarrow CO$ $K \land M \rightarrow AT$	<b>Logically AND the K-bus with the M-bus.</b> Deposit the result in AC or T, as specified. Logically OR CI with the word-wise OR of the result. Place the value of the carry OR on CO.
		00	CLA	$CI \rightarrow CO$ $0 \rightarrow AT$	Clear AC or T, as specified, to all 0's. Force CO to CI. Used to clear the specified register and force CO to CI.
		11	LTM	$\begin{array}{c} CI \vee M \to CO \\ M \to AT \end{array}$	Load AC or T, as specified, from the M-bus. Force CO to one if the result is non-zero. Used to load the specified register from memory and test for a zero result. Also used to AND the K-bus with the M-bus for masking and, optionally, testing for a zero result.
5	Ш	xx		$CI \lor (AT \land K) \rightarrow CO$ $K \land AT \rightarrow AT$	Logically AND the K-bus with AC or T, as specified. Deposit the result in the specified register. Logically OR CI with the word-wise OR of the result. Place the value of the carry OR on CO.
		00	CLA	$CI \rightarrow CO$ $0 \rightarrow AT$	Clear AC or T, as specified, to all 0's. Force CO to CI. Used to clear the specified register and force CO to CI.
		11	TZA	$\begin{array}{c} CI \vee AT \to CO \\ AT \to AT \end{array}$	Force CO to one if AC or T, as specified, is non-zero. Used to test the specified register for zero. Also used to AND the K-bus to the specified register for masking and, optionally, testing for a zero result.

## SIGNETICS CENTRAL PROCESSING ELEMENT ■ N3002

# **FUNCTION DESCRIPTION (CONT'D)**

F GROUP	R GROUP	K BUS	NAME	EQUATION	DESCRIPTION
6	l	xx	<del>.</del>	$CI \lor (AC \land K) \rightarrow CO$ $R_n \lor (AC \land K) \rightarrow R_n$	Logically OR CI with the word-wise OR of the logical AND of AC and the K-bus. Place the result of the carry OR on CO. Logically OR $R_{\text{n}}$ with the logical AND of AC and the K-bus. Deposit the result in $R_{\text{n}}$ .
		00	NOP	$CI \rightarrow CO$ $R_n \rightarrow R_n$	Force CO to CI. Used as a null operation or to force CO to CI.
			ORR	$CI \lor AC \to CO$ $R_n \lor AC \to R_n$	Force CO to one if AC is non-zero. Logically OR AC with $R_n$ . Deposit the result in $R_n$ . Used to OR the accumulator to a register and, optionally, test the previous accumulator value for zero.
6	II	xx	-	$CI \lor (AC \land K) \rightarrow CO$ $M \lor (AC \land K) \rightarrow AT$	Logically OR CI with the word-wise OR of the logical AND of AC and the K-bus. Place the carry OR on CO. Logically OR the M-bus, with the logical AND of AC and the K-bus. Deposit the final result in AC or T.
		00	LMF	$CI \rightarrow CO$ $M \rightarrow AT$	Load AC or T, as specified, from the M-bus. Force CO to CI. Used to load the specified register with memory data and force CO to CI.
		П	ORM	$CI \lor AC \rightarrow CO$ $M \lor AC \rightarrow AT$	Force CO to one if AC is non-zero. Logically OR the M-bus with AC. Deposit the result in AC or T, as specified. Used to OR M-bus with the AC and, optionally, test the previous value of AC for zero.
6	111	xx		$CI \lor (I \land K) \to CO$ $AT \lor (I \land K) \to AT$	Logically OR CI with the word-wise OR of the logical AND of the I-bus and the K-bus. Place the carry OR on CO. Logically AND the K-bus with the I-bus. Logically OR the result with AC or T, as specified. Deposit the final result in the specified register.
		00	NOP	$CI \rightarrow CO$ $R_n \rightarrow R_n$	Force CO to CI. Used as a null operation or to force CO to CI.
		H	ORI	CI ∨ I → CO I ∨ AT → AT	Force CO to one if the data on the I-bus is non-zero. Logically OR the I-bus to AC or T, as specified. Deposit the result in the specified register. Used to OR I-bus data with the specified register and, optionally, test the I-bus data for zero.

#### **FUNCTION TRUTH TABLE**

FUNCTION GROUP		F <sub>6</sub>	F	5		F <sub>4</sub>
0		0	0			0
1		0		0		1
2		0		1	1	0
2 3		0		1	ŀ	1
4		1		0		0
5		1		0		1
6		1		1		0
7		1		1		1
REGISTER GROUP	ſ	REGISTER	F <sub>3</sub>	F <sub>2</sub>	F <sub>1</sub>	F <sub>0</sub>
		R <sub>0</sub>	0	0	0	0
		R <sub>1</sub>	0	0	0	1
		R <sub>2</sub>	0	0	1	0
		R <sub>3</sub>	0	0	1	1
		R <sub>4</sub>	0	1	0	0
		R <sub>5</sub>	0	1	0	1
' '		R <sub>6</sub>	0	1	1	0
		R <sub>7</sub>	0	1	1	1
		R <sub>8</sub>	1	0	0	0
		Rg	1	0	0	1
		T	1	1	0	0
		AC	1	1	0	1
11		Т	1	0	1	0
11		AC	1	0	1	1
111		Т	1	1	1	0
111		AC	1	1	1	1

SYMBOL	MEANING
I, K, M	Data on the I, K, and M busses, respectively
CI, LI	Data on the carry input and left input, respectively
CO, RO	Data on the carry output and right output, respectively
R <sub>n</sub>	Contents of register n including T and AC (R-Group I)
AC	Contents of the accumulator
AT	Contents of AC or T, as specified
MAR	Contents of the memory address register
L, H	As subscripts, designate low and high order bit, respectively
+	2's complement addition
-	2's complement subtraction
^	Logical AND
\ \ \	Logical OR
<u>⊕</u>	Exclusive-NOR
<b>→</b>	Deposit into

NOTE:
1. 2's complement arithmetic adds 111 . . . 11 to perform subtraction of 000 . . . 01.

### **FUNCTION DESCRIPTION (CONT'D)**

F GROUP	R GROUP	K BUS	NAME	EQUATION	DESCRIPTION
7	1	xx	_	$CI \lor (R_n \land AC \land K) \to CO$ $R_n \bullet (AC \land K) \to R_n$	Logically OR CI with the word-wise OR of the logical AND of $R_n$ and AC and the K-bus. Place the carry OR on CO. Logically AND the K-bus with AC. Exclusive-NOR the result with $R_n$ . Deposit the final result in $R_n$ .
		00	CMR	$CI \rightarrow CO$ $\overline{R_n} \rightarrow R_n$	Complement the contents of R <sub>n</sub> . Force CO to CI.
		11	XNR	$CI \lor (R_n \land AC) \to CO$ $R_n \stackrel{\oplus}{\bullet} AC \to R_n$	Force CO to one if the logical AND of AC and $R_n$ is non-zero. Exclusive-NOR AC with $R_n$ . Deposit the result in $R_n$ . Used to exclusive-NOR the accumulator with a register.
7	11	xx	-	$CI \lor (M \land AC \land K) \rightarrow CO$ $M \stackrel{\oplus}{\bullet} (AC \land K) \rightarrow AT$	Logically OR CI with the word-wise OR of the logical AND of AC and the K-bus and M-bus. Place the carry OR on CO. Logically AND the K-bus with AC. Exclusive NOR the result with the M-bus. Deposit the final result in AC or T.
		00	LCM	$CI \rightarrow CO$ $\overline{M} \rightarrow AT$	Load the complement of the M-bus into AC or T, as specified. Force CO to CI.
		11	XNM	$CI \lor (M \land AC) \rightarrow CO$ $M \stackrel{\oplus}{=} AC \rightarrow AT$	Force CO to one if the logical AND of AC and the M-bus is non-zero. Exclusive-NOR AC with the M-bus. Deposit the result in AC or T, as specified. Used to exclusive-NOR memory data with the accumulator.
7	Ш	XX		$CI \lor (AT \land I \land K) \rightarrow CO$ $AT \ \overline{\oplus} \ (I \land K) \rightarrow AT$	Logically OR CI with the word-wise OR of the logical AND of the specified register and the I-bus and K-bus. Place the carry OR on CO. Logically AND the K-bus with the I-bus. Exclusive-NOR the result with AC or T, as specified. Deposit the final result in the specified register.
		00	CMA	$CI \rightarrow CO$ $\overrightarrow{AT} \rightarrow AT$	Complement AC or T, as specified. Force CO to CI.
		П	XNI	$CI \lor (AT \land I) \to CO$ $I \oplus AT \to AT$	Force CO to one if the logical AND of the specified register and the I-bus is non-zero. Exclusive-NOR AC with the I-bus. Deposit the result in AC or T, as specified. Used to exclusive-NOR input data with the accumulator.

#### **FUNCTION TRUTH TABLE**

FUNCTION GROUP		F <sub>6</sub>		F <sub>5</sub>		F <sub>4</sub>	
0		0		0		0	٦
1	0		0		1		
2		0		1	1	0	
2 3		0		1		1	1
4		1		0		0	-
5		1		0		1	
6		1		1		0	
7		1		1		1	١
REGISTER GROUP	REGISTER		F <sub>3</sub>	F <sub>2</sub>	F <sub>1</sub>	F <sub>0</sub>	
		R <sub>0</sub>	0	0	0	0	٦
		R <sub>1</sub>	0	0	0	1	
		R <sub>2</sub>	0	0	1	0	1
		R <sub>3</sub>	0	Q	1	1 .	1
		R <sub>4</sub>	0	1	0	0	١
1		R <sub>5</sub>	0	1	0	1	-
1		R <sub>6</sub>	0	1	1	0	-
		R <sub>7</sub>	0	1	1	1	1
		R <sub>8</sub>	1	0	0	0	-
		Rg	1	0	0	1	
	T AC		1	1	0	0	1
			1	1	0	1	4
11	`т		1	0	1	0	
		AC	1	0	1	11	╛
111		Т	1	1	1	0	1
111		AC	1	1	1	1	

SYMBOL	MEANING
I, K, M	Data on the I, K, and M busses, respectively
CI, LI	Data on the carry input and left input, respectively
CO, RO	Data on the carry output and right output, respectively
R <sub>n</sub>	Contents of register n including T and AC (R-Group I)
AC	Contents of the accumulator
AT	Contents of AC or T, as specified
MAR	Contents of the memory address register
L, H	As subscripts, designate low and high order bit, respectively
+	2's complement addition
- '	2's complement subtraction
^	Logical AND
V	Logical OR
⊕	Exclusive-NOR
→	Deposit into

#### NOTE:


1. 2's complement arithmetic adds 111 . . . 11 to perform subtraction of 000 . . . 01.

#### **ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias  $0^{\circ}\text{C to } + 70^{\circ}\text{C}$  Storage Temperature  $-65^{\circ}\text{C to } + 160^{\circ}\text{C}$  All Output and Supply Voltages -0.5V to + 7V All Input Voltages -1.0V to + 5.5V Output Currents 100mA

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods may effect device reliability.

#### MICROCYCLE TIMING SEQUENCE



# **DC CHARACTERISTICS** $T_A = 0^{\circ}C$ to $+70^{\circ}C$

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>1</sup>	MAX	UNIT
Vc	Input Clamp Voltage (All Input Pins)	V <sub>CC</sub> = 4.75V, I <sub>C</sub> = -5mA		-0.8	-1.0	<b>V</b>
lF	Input Load Current: $F_0-F_6,  \mathrm{CLK},  \mathrm{K}_0,  \mathrm{K}_1,  \mathrm{EA},  \mathrm{ED}$ $\mathrm{I}_0,  \mathrm{I}_1,  \mathrm{M}_0,  \mathrm{M}_1,  \mathrm{LI}$ $\mathrm{CI}$	V <sub>CC</sub> = 5.25V, V <sub>F</sub> = 0.45V		-0.05 -0.85 -2.3	-0.25 -1.5 -4.0	mA mA mA
IR	Input Leakage Current: $F_0-F_6, CLK, K_0, K_1, EA, ED$ $I_0, I_1, M_0, M_1, LI$ $CI$	V <sub>CC</sub> = 5.25V, V <sub>R</sub> = 5.25V			40 60 180	μΑ μΑ μΑ
VIL	Input Low Voltage	V <sub>CC</sub> = 5.0V			0.8	V
V <sub>IH</sub>	Input High Voltage		2.0			V
Icc	Power Supply Current	$V_{CC} = 5.25V^2$		145	190	mA
V <sub>OL</sub>	Output Low Voltage Except X and Y X and Y	$V_{CC} = 4.75V, I_{OL} = 10mA$ $V_{CC} = 4.75V, I_{OL} = 16mA$		0.3 0.35	0.45 0.50	V V
V <sub>OH</sub> ,	Output High Voltage (All Output Pins)	V <sub>CC</sub> = 4.75V, I <sub>OH</sub> = -1mA	2.4	3.0		٧
los	Short Circuit Output Current (All Output Pins)	V <sub>CC</sub> = 5.0V	-15	-25	-60	mA
I <sub>O (off)</sub>	Off State Output Current $A_0$ , $A_1$ , $D_0$ and $D_1$ Only	$V_{CC} = 5.25V, V_{O} = 0.45V$ $V_{CC} = 5.25V, V_{O} = 5.25V$			-100 100	μΑ μΑ

#### NOTES:

<sup>1.</sup> Typical values are for  $T_A = 25^{\circ} C$  and typical supply voltage.

<sup>2.</sup> CLK input grounded, other inputs open.


# **SWITCHING CHARACTERISTICS** $T_A = 0^{\circ}C$ to $70^{\circ}C$ , $V_{CC} = 5V \pm 5\%$

SYMBOL	PARAMETER	MIN	TYP <sup>1</sup>	MAX	UNIT
tcY	Clock Cycle Time	70	45		ns
t <sub>WP</sub>	Clock Pulse Width	17	10		ns
t <sub>FS</sub>	Function Input Set-Up Time (F <sub>0</sub> through F <sub>6)</sub>	48	31		ns
t <sub>DS</sub>	Data Set-Up Time: $I_0$ , $I_1$ , $M_0$ , $M_1$ , $K_0$ , $K_1$ LI, CI	40 21	24 7		ns ns
t <sub>FH</sub> t <sub>DH</sub> t <sub>SH</sub>	Data and Function Hold Time: $F_0$ through $F_6$ $I_0$ , $I_1$ , $M_0$ , $M_1$ , $K_0$ , $K_1$ LI, $CI$	4 4 12	0 0 0		ns ns ns
t <sub>XF</sub> t <sub>XD</sub> t <sub>XT</sub> t <sub>XL</sub>	Propagation Delay to X, Y, RO from: Any Function Input Any Data Input Trailing Edge of CLK Leading Edge of CLK	13	28 18 33 18→40	41 33 48 73	ns ns ns ns
t <sub>CL</sub> t <sub>CT</sub> t <sub>CF</sub> t <sub>CD</sub> t <sub>CC</sub>	Propagation Delay to CO from: Leading Edge of CLK Trailing Edge of CLK Any Function Input Any Data Input CI (Ripple Carry)	16	24→44 40 35 23 13	84 56 52 44 20	ns ns ns ns
t <sub>DL</sub>	Propagation Delay to A <sub>0</sub> , A <sub>1</sub> , D <sub>0</sub> , D <sub>1</sub> from: Leading Edge of CLK Enable Input ED, EA		25 12	40 20	ns ns

#### NOTE:

# PARAMETER MEASUREMENT INFORMATION

#### **TEST LOAD CIRCUIT**



NOTE: ALL RESISTORS VALUES ARE TYPICAL AND IN OHMS.

#### **TEST CONDITIONS**

Input pulse amplitude: 2.5V


Input rise and fall times of 5ns between 1 and 2 volts.

Output loading is 10mA and 50pF.


Speed measurements are made at 1.5 volt levels.

<sup>1.</sup> Typical values are for  $T_A = 25^{\circ} C$  and typical supply voltage.


### PARAMETER MEASUREMENT INFORMATION



#### **TYPICAL CONFIGURATIONS**



#### CARRY LOOK-AHEAD CONFIGURATION





# HIGH SPEED LOOK-AHEAD CARRY GENERATOR

HIGH SPEED S54S18
GENERATOR N74S18

S54S182-B,F,W • N74S182-B,F DIGITAL 54/74 TTL SERIES

#### **DESCRIPTION**


The S54S182 and N74S182 are high-speed, look-ahead carry generators capable of anticipating a carry across four binary adders or group of adders. They are cascadable to perform full look-ahead across n-bit adders. Carry, generate-carry, and propagate-carry functions are provided as enumerated in the pin designation table above.

When used in conjunction with the '181, 'LS181, or 'S181 arithmetic logic unit (ALU), these generators provide high-speed carry look-ahead capability for any word length. Each '182 or 'S182 generates the look-ahead (anticipated carry) across a group of four ALU's and, in addition, other carry look-ahead circuits may be employed to anticipate carry across sections of four look-ahead packages up to n-bits. The method of cascading '182 or 'S182 circuits to perform multi-level look-ahead is illustrated under typical application data.

Carry input and output of the '181, 'LS181, and 'S181 ALU's are in their true form and the carry propagate (P) and carry generate (G) are in negated form; therefore, the carry functions (inputs, outputs, generate, and propagate) of the look-ahead generators are implemented in the compatible forms for direct connection to the ALU. Reinterpretations of carry functions as explained on the '181, 'LS181, and 'S181 data sheet are also applicable to and compatible with the look-ahead generator. Positive logic equations for the 'S182 are:

 $\begin{array}{ll} C_{n+x} = & \overline{G}_0 + \overline{P}_0 \, C_n \\ C_{n+y} = & \overline{G}_1 + \overline{P}_1 \, \overline{G}_0 + \overline{P}_1 \, \overline{P}_0 \, C_n \\ C_{n+z} = & \overline{G}_2 + \overline{P}_2 \, \overline{G}_1 + \overline{P}_2 \, \overline{P}_1 \, \overline{G}_0 + \overline{P}_2 \, \overline{P}_1 \, \overline{P}_0 \, C_n \\ \overline{G} = & \overline{G}_3 \, (\overline{P}_3 + \overline{G}_2) \, (\overline{P}_3 + \overline{P}_2 + \overline{G}_1) \, (\overline{P}_3 + \overline{P}_2 + \overline{P}_1 + \overline{G}_0) \\ \overline{P} = & \overline{P}_3 \, \overline{P}_2 \, \overline{P}_1 \, \overline{P}_0 \end{array}$ 

#### PIN CONFIGURATION (Top View)



#### PIN DESIGNATIONS

DESIGNATION	PIN NOS.	FUNCTION
G0, G1, G2, G3	3, 1, 14, 5	ACTIVE-LOW CARRY GENERATE INPUTS
P0, P1, P2, P3	4, 2, 15, 6	ACTIVE-LOW CARRY PROPAGATE INPUTS
Cn	13	CARRY INPUT
C <sub>n+x</sub> , C <sub>n+y</sub> , C <sub>n+z</sub>	12, 11, 9	CARRY OUTPUTS
G	10	ACTIVE-LOW CARRY GENERATE OUTPUT
Р	7	ACTIVE-LOW CARRY PROPAGATE OUTPUT
Vcc	16	SUPPLY VOLTAGE
GND	8	GROUND

#### RECOMMENDED OPERATING CONDITIONS

PARAMETER		54\$182				UNIT		
		MIN	TYP	MAX	MIN	TYP	MAX	ONT
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
ЮН	High-level output current			-1			-1	mA
IOL	Low-level output current			20			20	mA
TA	Operating free-air temperature	-55		125	0		70	°C

### SIGNETICS LOOK-AHEAD CARRY GENERATOR ■ \$54\$182, N74\$182

# **ELECTRICAL CHARACTERISTICS** Over Recommended Operating Free-air Temperature Range Unless Otherwise Noted

	PARAMETER		TEGT COL	TEST CONDITIONS <sup>1</sup>		54S182			74S182		
	PARAMETE	H	IEST CON	IDITIONS	MIN	TYP <sup>2</sup>	MAX	MIN	TYP <sup>2</sup>	MAX	UNIT
ViH	High-level input voltage				2			2			V
VIL	Low-level input voltage						0.8			0.8	V
٧ı	Input clamp voltage		V <sub>CC</sub> = MIN,	I <sub>I</sub> = -18 mA			-1.2			-1.2	V
Vон	High-level output voltage		V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8V,	V <sub>IH</sub> = 2V, I <sub>OH</sub> = -1 mA	2.5	3.4		2.7	3.4		V
VoL	Low-level output voltage		V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8V,	V <sub>IH</sub> = 2V, I <sub>OL</sub> = 20 mA			0.5			0.5	V
H	Input current at maximum	n input voltage	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5V			1			1	mA
		C <sub>N</sub> input					50			50	
		P3 input					100			100	
1	C <sub>N</sub> input   50   100   100   100   150		150								
'IH	input current	P0, P1, or G3 input	VCC = IVIAX,	V  = 2.7V			200			200	μΑ
		G0 or G2 input					350	-		350	
		G1 input					400		01	400	
		C <sub>n</sub> input					-2			-2	
		P3 input					-4			-4	
	Low-level	P2 input			-		-6			-6	
IL	input current	P0, P1, or G3 input	$V_{CC} = MAX,$	V <sub>I</sub> = 0.5V			-8			-8	mA
		G0 or G2 input					-14			-14	
		G1 input					-16			-16	
IOS	Short-circuit output current <sup>3</sup>		V <sub>CC</sub> = MAX		-40		-100	-40		-100	mA
Іссн	Supply current, all outpu	ts high	V <sub>CC</sub> = 5V,	See Note 3		35			35		mA
ICCL	Supply current, all outpu	ts low	VCC = MAX,	See Note 4		69	99		69	109	mA

<sup>1</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

# **SWITCHING CHARACTERISTICS** $V_{CC} = 5V$ , $T_A = 25^{\circ}C$

PARAMETER <sup>1</sup>	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT			
<sup>t</sup> PLH	G0, G1, G2, G3,	C <sub>n+x</sub> , C <sub>n+y</sub> ,			4.5	7				
<sup>t</sup> PHL	P0, P1, P2, or P3	or C <sub>n+z</sub>			4.5	7	ns			
<sup>t</sup> PLH	G0, G1, G2, G3,	G			5	7.5				
<sup>t</sup> PHL	P1, P2, or P3	G	C <sub>L</sub> = 15pF		7	10.5	ns			
<sup>t</sup> PLH	P0, P1, P2, or P3	D	D	D	Р	$R_L = 280\Omega$		4.5	6.5	
<sup>t</sup> PHL	10,11,12,0113	F			6.5	10	ns			
<sup>t</sup> PLH	C	$C_{n+x}, C_{n+y},$			6.5	- 10				
tPHL	C <sub>n</sub>	$C_{n+x}$ , $C_{n+y}$ , or $C_{n+z}$			7	10.5	ns			

 $<sup>1</sup>_{t_{PLH}} \equiv$  propagation delay time, low-to-high-level output

<sup>&</sup>lt;sup>2</sup>All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ .

An typical values are at VCC = 5V, VA = 25 C.


Not more than one output should be shorted at a time and duration of the short-circuit test should not exceed one second.

NOTES: 3. I<sub>CCH</sub> is measured with all outputs open, inputs P3 and G3 at 4.5V, and all other inputs grounded.


<sup>4.</sup> I<sub>CCL</sub> is measured with all outputs open, inputs G0, G1, and G2 at 4.5V, and all other inputs grounded.

 $t_{\mbox{\footnotesize{PHL}}} \equiv \mbox{\footnotesize{propagation delay time, high-to-low-level output}}$ 

# FUNCTIONAL BLOCK DIAGRAM AND SCHEMATICS OF INPUTS AND OUTPUTS



#### TYPICAL APPLICATION DATA



Load circuit and typical waveforms are shown at the front of this section.



# 576-BIT BIPOLAR RAM (64x9) | 82509

**JUNE 1975** 

#### DIGITAL 8000 SERIES TTL/MEMORY

#### DESCRIPTION

The 82S09 is a 576-Bit, Schottky clamped TTL, random access memory, organized as 64X9. This organization allows byte manipulation of data, including parity. Where parity is not monitored, the ninth bit can be used as a flag or status indicator for each word stored. With a typical access time of 30ns, it is ideal for scratch-pad, push-down stacks, buffer memories, and other internal memory applications in which cost and performance requirements dictate a wide data path in favor of word depth.

The 82S09 is fully TTL compatible, and features open collector outputs, chip enable input, and a very low current PNP input structure to enhance memory expansion.

During WRITE operation, the logic state of the device output follows the complement of the data input being written. This feature allows faster execution of WRITE-READ cycles, enhancing the performance of systems utilizing indirect addressing modes, and/or requiring immediate verification following a WRITE cycle.

The 82S09 is available in the commercial and military temperature ranges. For the commercial temperature range (0°C to +75°C) specify N82S09, I. For the military temperature range (-55°C to +125°C) specify S82S09, I.

#### **FEATURES**

- ORGANIZATION 64 X 9
- ADDRESS ACCESS TIME:

S82S09 - 80ns, MAXIMUM N82S09 - 45ns, MAXIMUM

• WRITE CYCLE TIME:

**S82S09 - 70ns, MAXIMUM** N82S09 - 45ns, MAXIMUM


- POWER DISSIPATION 1.3mW/BIT TYPICAL
- INPUT LOADING:

 $$82S09 - (-150\mu A) MAXIMUM$  $N82S09 - (-100\mu A) MAXIMUM$ 

- OUTPUT FOLLOWS COMPLEMENT OF DATA INPUT **DURING WRITE**
- ON-CHIP ADDRESS DECODING
- OPEN COLLECTOR OUTPUTS
- CHIP ENABLE FOR WORD EXPANSION
- BYTE I/O MANIPULATION, INCLUDING PARITY

**APPLICATIONS BUFFER MEMORY** CONTROL REGISTER **FIFO MEMORY PUSH DOWN STACK SCRATCH PAD** 

#### PIN CONFIGURATION




#### **TRUTH TABLE**

MODE	CE	WE	IN	O <sub>N</sub>
READ	a	1	х	Complement of Data Stored
WRITE "0"	0	0	0	1
WRITE "1"	0	0	1	0
DISABLED	1	Х	×	1

X = Don't care.

#### **BLOCK DIAGRAM**



#### SIGNETICS 576-BIT BIPOLAR RAM (64 X 9) ■ 82S09

#### **ABSOLUTE MAXIMUM RATINGS**

PARAMETER <sup>1</sup>	RATING	UNIT
V <sub>CC</sub> Power Supply Voltage	+7	Vdc
V <sub>in</sub> Input Voltage	+5.5	Vdc
V <sub>OH</sub> High Level Output Voltage (82S10)	+5.5	Vdc
T <sub>A</sub> Operating Temperature Range (N82S09) (S82S09)	0° to +75° -55° to +125°	°C °C
T <sub>stg</sub> Storage Temperature Range	-65° to +150°	°c

#### **ELECTRICAL CHARACTERISTICS**<sup>7</sup>

S82S09  $-55^{\circ}$ C  $\leq$ T<sub>A</sub>  $\leq$ +125 $^{\circ}$ C, 4.5V  $\leq$ V<sub>CC</sub>  $\leq$ 5.5 N82S09  $0^{\circ}$ C  $\leq$ T<sub>A</sub>  $\leq$ +75 $^{\circ}$ C, 4.75V  $\leq$ V<sub>CC</sub>  $\leq$ 5.25

			Γ						Γ
	PARAMETER <sup>1</sup>	TEST CONDITIONS	S82S09			N82S09		LINUT	
	PANAINE LEN	MIN		TYP <sup>2</sup>	MAX	MIN	TYP <sup>2</sup>	MAX	UNIT
VIL	Low Level Input Voltage	V <sub>CC</sub> = MIN			.80			.85	V
V <sub>IH</sub>	High Level Input Voltage	$V_{CC} = MAX$	2.2			2.0			V
V <sub>IC</sub>	Input Clamp Voltage	$V_{CC} = MIN, I_{IN} = -12mA$ (Note 5)		-1.0	-1.5		-1.0	-1.5	V
V <sub>OL</sub>	Low Level Output Voltage	$V_{CC}$ = MIN, $I_{OL}$ = 6.4mA (Note 6)		0.35	0.50		0.35	0.5	V
I <sub>OLK</sub>	Output Leakage Current	$V_{CC} = MAX, V_{OUT} = 5.5V$ (Note 4)		1	60		1	40	μΑ
IIL	Low Level Input Current	V <sub>IN</sub> = 0.45V		-10	- 150		-10	-100	μΑ
Чн	High Level Input Current	V <sub>IN</sub> = 5.5V		1	40		1	25	μΑ
Icc	V <sub>CC</sub> Supply Current	$V_{CC} = MAX$ (Note 3)		150	200		150	190	mA
C <sub>IN</sub>	Input Capacitance	$V_{CC} = 5.0V, V_{IN} = 2.0V$		5			5		pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 5.0V, V_{OUT} = 2.0V$ (Note 4)		8			8		pF


- 1. All voltage values are with respect to network ground terminal.
- 2. All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ .
- 3. I<sub>CC</sub> is measured with the write enable and memory enable input grounded, all other inputs at 4.5V, and the outputs open.
- Measured with V<sub>IH</sub> applied to CE.
- 5. Test each input one at the time.
- 6. Measured with the logic "0" stored. Output sink current is supplied through a resistor to  $V_{\hbox{CC}}$ .
- 7. The Operating Ambient Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute and a two minute warm-up.

#### **SWITCHING CHARACTERISTICS**<sup>3</sup>

S82S09  $-55^{\circ}$ C  $\leq$ T<sub>A</sub>  $\leq$ +125 $^{\circ}$ C, 4.5V  $\leq$ V<sub>CC</sub>  $\leq$ 5.5 N82S09  $0^{\circ}$ C  $\leq$ T<sub>A</sub>  $\leq$ +75 $^{\circ}$ C, 4.75V  $\leq$ V<sub>CC</sub>  $\leq$ 5.25

	DADAMETED	TEST CONDITIONS		S82S09			N82S09		
	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>1</sup>	MAX	MIN	TYP <sup>1</sup>	MAX	UNIT
Propaga	ation Delays								
T <sub>AA</sub>	Address Access Time			30	80		30	45	ns
$T_CE$	Chip Enable Access Time			15	50		15	30	ns
$T_{CD}$	Chip Enable Output Disable Time			15	50		15	30	ns
			-	·					
Write S	et-up Times	C <sub>L</sub> = 30pF						-	
T <sub>WSA</sub>	Address to Write Enable	$R_1 = 600\Omega$ $R_2 = 900\Omega$	10	0		5	0		ns
$T_{WSD}$	Data In to Write Enable	_	50	25		35	25		ns
$T_{WSC}$	CE to Write Enable		10	0		5	0		ns
Write H	lold Times								
T <sub>WHA</sub>	Address to Write Enable		10	0		5	0		ns
$T_{WHD}$	Data In to Write Enable		5	0		5	0		ns
T <sub>WHC</sub>	CE to Write Enable		10	0		5	0		ns
$T_{WP}$	Write Enable Pulse Width (Note 2)		50	25		35	25		ns

#### **AC TEST LOAD**




- 1. Typical values are at  $V_{CC}$  = +5.0V, and  $T_A$  = +25° C. 2. Minimum required to guarantee a WRITE into the slowest bit.
- 3. The Operating Ambient Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute and a two minute warm-up. 37

#### PARAMETER MEASUREMENT INFORMATION

#### **READ CYCLE**


#### **ADDRESS ACCESS TIME**



#### CHIP ENABLE/DISABLE TIMES



#### **WRITE CYCLE**



#### MEMORY TIMING DEFINITIONS

$T_CE$	Delay between beginning of CHIP ENABLE low
	(with ADDRESS valid) and when DATA OUTPUT
	becomes valid.

Delay between when CHIP ENABLE becomes high

and DATA OUTPUT is in off state.

TAA Delay between beginning of valid ADDRESS (with

CHIP ENABLE low) and when DATA OUTPUT becomes valid.

T<sub>WSC</sub> Required delay between beginning of valid CHIP ENABLE and beginning of WRITE ENABLE pulse.

T<sub>WHD</sub> Required delay between end of WRITE ENABLE pulse and end of valid INPUT DATA.

TWP Width of WRITE ENABLE pulse.

T<sub>WSA</sub> Required delay between beginning of valid ADD-RESS and beginning of WRITE ENABLE pulse.

T<sub>WSD</sub> Required delay between beginning of valid DATA INPUT and end of WRITE ENABLE pulse.

T<sub>WHC</sub> Required delay between end of WRITE ENABLE pulse and end of CHIP ENABLE.

 $T_{WHA}$  Required delay between end of WRITE ENABLE

pulse and end of valid ADDRESS.

 $T_{CD}$ 



## 1024x1 BIT BIPOLAR RAM | 82S10 OPEN COLLECTOR (82S10) TRI-STATE (8211)

FEBURARY 1975 DIGITAL 8000 SERIES TTL/MEMORY

#### **DESCRIPTION**

The 82S10/11 is a high speed 1024-bit random access memory organized as 1024 words X 1 bit. With a typical access time of 30ns, it is ideal for cache buffer applications and for systems requiring very high speed main memory.

Both the 82S10 and 82S11 require a single +5 volts power supply and feature very low current PNP input structures. They are fully TTL compatible, and include on-chip decoding and a chip enable input for ease of memory expansion. They feature either Open Collector or Tri-State outputs for optimization of word expansion in bussed organizations.

Both 82S10 and 82S11 devices are available in the commercial and military temperature ranges. For the commercial temperature range (0°C to +75°C) specify N82S10/11, I. For the military temperature range (-55°C to +125°C) specify S82S10/11, I.

#### **FEATURES**

- ORGANIZATION 1024 X 1
- ADDRESS ACCESS TIME:

S82S10/11 - 70ns, MAXIMUM N82S10/11 - 45ns, MAXIMUM

WRITE CYCLE TIME:

S82S10/11 - 75ns, MAXIMUM N82S10/11 - 45ns, MAXIMUM

- POWER DISSIPATION 0.5mW/BIT, TYPICAL
- INPUT LOADING:

 $$82$10/11 - (-150\mu A) MAXIMUM$  $N82S10/11 - (-100\mu A) MAXIMUM$ 

- ON-CHIP ADDRESS DECODING
- OUTPUT OPTIONS:


82S10 - OPEN COLLECTOR 82S11 - TRI-STATE

- NON-INVERTING OUTPUT
- **BLANKED OUTPUT DURING WRITE**
- 16 PIN CERAMIC PACKAGE

#### **APPLICATIONS**

**HIGH SPEED MAIN FRAME CACHE MEMORY BUFFER STORAGE** WRITABLE CONTROL STORE

#### PIN CONFIGURATION




#### **TRUTH TABLE**

MODE	CE	WE	DIN	Do	UT
			- 114	82S10	82S11
READ	0	1	Х	STORED	STORED
				DATA	DATA
WRITE "0"	0	0	0	1	High-Z
WRITE "1"	0	0	1	1	High-Z
DISABLED	1	Х	Х	1	High-Z

X = Don't care.

#### **BLOCK DIAGRAM**



#### **ABSOLUTE MAXIMUM RATINGS**

	PARAMETER <sup>1</sup>	RATING	UNIT
Vcc	Power Supply Voltage	+7	Vdc
V <sub>in</sub>	Input Voltage	+5.5	Vdc
V <sub>OH</sub>	High Level Output Voltage (82S10)	+5.5	Vdc
Vo	Off-State Output Voltage (82S11)	+5.5	Vdc
TA	Operating Temperature Range (N82S10/11) (S82S10/11)	0° to +75° -55° to +125°	°C °C
T <sub>stg</sub>	Storage Temperature Range	-65° to +150°	°c

#### **ELECTRICAL CHARACTERISTICS9**

S82S10/11  $-55^{\circ}$ C  $\leq$ T<sub>A</sub>  $\leq$ +125 $^{\circ}$ C, 4.5V  $\leq$ V<sub>CC</sub>  $\leq$ 5.5 N82S10/11  $0^{\circ}$ C  $\leq$ T<sub>A</sub>  $\leq$ +75 $^{\circ}$ C, 4.75V  $\leq$ V<sub>CC</sub>  $\leq$ 5.25


		TEST CONDITIONS	S	82S10/1	1	N	82S10/1	1	UNIT
PARAMETER		TEST CONDITIONS	MIN	TYP <sup>2</sup>	MAX	MIN	TYP <sup>2</sup>	MAX	UNIT
V <sub>IL</sub>	Low Level Input Voltage	V <sub>CC</sub> = MIN (Note 1)			.80			.85	V
$V_{IH}$	High Level Input Voltage	V <sub>CC</sub> = MAX (Note 1)	2.1			2.1			V
$V_{IC}$	Input Clamp Voltage	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -12mA (Note 1, 7)		-1.0	-1.5		-1.0	-1.5	V
V <sub>OL</sub>	Low Level Output Voltage	V <sub>CC</sub> = MIN, I <sub>OL</sub> = 16mA (Note 1, 8)		0.35	0.50		0.35	0.45	V
V <sub>OH</sub>	High Level Output Voltage (82S11)	V <sub>CC</sub> = MIN, I <sub>OH</sub> = -2mA (Note 1, 5)	2.4			2.4			V
I <sub>OLK</sub>	Output Leakage Current (82S10)	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 5.5V (Note 6)		1	60		1	40	μΑ
I <sub>O(OFF)</sub>	Hi-Z State Output Current (82S11)	$V_{CC}$ = MAX, $V_{OUT}$ = 5.5V $V_{CC}$ = MAX, $V_{OUT}$ = 0.45V (Note 6)		1 -1	100 -100		1 -1	60 -60	μA μA
I <sub>IL</sub>	Low Level Input Current	V <sub>IN</sub> = 0.45V		-10	-150		-10	-100	μΑ
l <sub>IH</sub>	High Level Input Current	V <sub>IN</sub> = 5.5V		1	40		1	25	μΑ
I <sub>OS</sub>	Short Circuit Output Current (82S11)	$V_{CC} = MAX, V_{OUT} = 0V$ (Note 3)	-20		-100	-20		-100	mA
I <sub>CC</sub>	V <sub>CC</sub> Supply Current	$V_{CC} = MAX \text{ (Note 4)}$ $0 < T_A < 25^{\circ}C$ $T_A \ge 25^{\circ}C$ $T_A \le 0^{\circ}C$		120 95	155 130 170		120 95	155 130 170	mA mA mA
C <sub>IN</sub>	Input Capacitance	$V_{CC} = 5.0V, V_{IN} = 2.0V$		4			4		рF
$C_{OUT}$	Output Capacitance	$V_{CC} = 5.0V, V_{OUT} = 2.0V$		7			7		pF

- 1. All voltage values are with respect to network ground terminal.
- 2. All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ .
- 3. Duration of the short-circuit should not exceed one second.
- 4. ICC is measured with the write enable and memory enable inputs grounded, all other inputs at 4.5V, and the output open.
- 5. Measured with  $V_{1L}$  applied to  $\overline{CE}$  and a logic "1" stored.
- Measured with V<sub>IH</sub> applied to CE.
- 7. Test each input one at the time.
- 8. Measured with a logic "0" stored. Output sink current is supplied through a resistor to  $V_{CC}$ .
- 9. The Operating Ambient Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute and a two minute warm up. Typical thermal resistance values of the package at maximum temperature are:
  - $\phi_{\mbox{\scriptsize JA}}$  Junction to Ambient at 400 fpm air flow 50 $^{\circ}$  C/Watt
  - $\phi_{JA}$  Junction to Ambient still air 90° C/Watt  $\phi_{JA}$  Junction to Case 20° C/Watt

# $\begin{array}{lll} \textbf{SWITCHING CHARACTERISTICS}^3 & \begin{array}{lll} S82S10/11 & -55^{\circ}\text{C} \leqslant T_{A} \leqslant +125^{\circ}\text{C}, \ 4.5\text{V} \leqslant \text{V}_{CC} \leqslant 5.5 \\ 82S10/11 & 0^{\circ}\text{C} \leqslant T_{A} \leqslant +75^{\circ}\text{C}, \ 4.75\text{V} \leqslant \text{V}_{CC} \leqslant 5.25 \end{array}$

	DADAMETED	TEST CONDITIONS	s	82S10/1	1	N	82S10/1	1	
	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>1</sup>	MAX	MIN	TYP <sup>1</sup>	MAX	UNIT
Propaga	ation Delays								
TAA	Address Access Time			30	70		30	45	ns
T <sub>CE</sub>	Chip Enable Access Time			15	45		15	30	ns
T <sub>CD</sub>	Chip Enable Output Disable Time	~		15	45		15	30	ns
T <sub>WD</sub>	Write Enable to Output Disable Time			20	45		20	30	ns
T <sub>WR</sub>	Write Recovery Time			20	45		20	30	ns
Write S	et-up Times	C <sub>L</sub> = 30pF							
T <sub>WSA</sub>	Address to Write Enable	$R_1 = 270\Omega$ $R_2 = 600\Omega$	15	0		5	0		ns
T <sub>WSD</sub>	Data In to Write Enable	2	55	35		40	35		ns
Twsc	CE to Write Enable		5	0		5	0		ns
Write H	lold Times								
T <sub>WHA</sub>	Address to Write Enable		10	0		5	0		ns
T <sub>WHD</sub>	Data In to Write Enable		5	0		5	0		ns
T <sub>WHC</sub>	CE to Write Enable		5	0		5	0		ns
T <sub>WP</sub>	Write Enable Pulse Width (Note 2)		50	25		35	25		ns

#### **AC TEST LOAD**




- 1. Typical values are at  $V_{CC}$  = +5.0V, and  $T_A$  = +25 $^{\circ}$ C.
- 2. Minimum required to guarantee a WRITE into the slowest bit.
- 3. The Operating Ambient Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute and a two minute warm-up. Typical thermal resistance values of the package at maximum temperature are:
  - $heta_{\mathsf{JA}}$  Junction to Ambient at 400 fpm air flow 50 $^{\circ}$  C/Watt
  - $heta_{\mathsf{JA}}$  Junction to Ambient still air 90° C/Watt
  - $\theta_{\mathsf{JA}}$  Junction to Case  $-20^{\circ}$  C/Watt


#### SWITCHING PARAMETERS MEASUREMENT INFORMATION

**READ CYCLE** 






#### **CHIP ENABLE/DISABLE TIMES**



#### **WRITE CYCLE**



#### **MEMORY TIMING DEFINITIONS**

TWR	when DATA OUTPUT becomes valid. (Assuming	WHD	pulse and end of valid INPUT DATA.
	ADDRESS still valid—not as shown.)	$T_{WP}$	Width of WRITE ENABLE pulse.
T <sub>CE</sub>	Delay between beginning of CHIP ENABLE low (with ADDRESS valid) and when DATA OUTPUT	T <sub>WSA</sub>	Required delay between beginning of valid ADD-RESS and beginning of WRITE ENABLE pulse.
	becomes valid.	$T_{WSD}$	Required delay between beginning of valid DATA
T <sub>CD</sub>	Delay between when CHIP ENABLE becomes high		INPUT and end of WRITE ENABLE pulse.
	and DATA OUTPUT is in off state.	$T_{WD}$	Delay between beginning of WRITE ENABLE pulse
TAA	Delay between beginning of valid ADDRESS (with		and when DATA OUTPUT is in off state.
	CHIP ENABLE low) and when DATA OUTPUT becomes valid.	T <sub>WHC</sub>	Required delay between end of WRITE ENABLE pulse and end of CHIP ENABLE.
T <sub>WSC</sub>	Required delay between beginning of valid CHIP ENABLE and beginning of WRITE ENABLE pulse.	$T_{WHA}$	Required delay between end of WRITE ENABLE pulse and end of valid ADDRESS.



# 64-BIT BIPOLAR SCRATCH PAD | 82S25 MEMORY (16x4 RAM)

**FEBRUARY 1975** 

#### DIGITAL 8000 SERIES TTL/MEMORY

#### DESCRIPTION

The 82S25 is a 64-bit, Schottky clamped TTL, Read-Write Random Access Memory ideal for use in scratch pad and high-speed buffer memory applications.

The 82S25 is a fully decoded memory array organized as 16 words of 4 bits each, with separate input and output lines. It features PNP inputs, one chip enable line, and open collector outputs for ease of memory expansion.

The outputs of the 82S25 assume a logic "1" state during write. This allows both memory inputs and outputs to share a common bus for minimizing interconnections, and more effective utilization of common I/O circuitry.

The 82S25 is available in the commercial and military temperature ranges. For the commercial temperature range (0°C to +75°C) specify N82S25, B or F. For the military temperature range (-55°C to +125°C) specify S82S25, F only.


#### **FEATURES**

- ORGANIZATION 16 X 4
- ADDRESS ACCESS TIME: **S82S25 - 60ns, MAXIMUM** N82S25 - 50ns, MAXIMUM
- WRITE CYCLE TIME: **S82S25 - 50ns, MAXIMUM** N82S25 - 35ns, MAXIMUM
- POWER DISSIPATION 6.25mW/BIT, TYPICAL
- INPUT LOADING:  $$82$25 - (-150\mu\text{A}) \text{ MAXIMUM}$  $N82S25 - (-100\mu A) MAXIMUM$
- OUTPUT BLANKING DURING WRITE
- **ON-CHIP ADDRESS DECODING**
- **OPEN COLLECTOR OUTPUTS**
- 16 PIN CERAMIC DIP

#### **APPLICATIONS**

**SCRATCH PAD MEMORY BUFFER MEMORY PUSH DOWN STACKS CONTROL STORE** 

#### PIN CONFIGURATION




#### **TRUTH TABLE**

MODE	CE	WE	In	D̄n
Read	0	1	×	Complement of data stored
Write "0"	0	0	0	1
Write "1"	0	0	1	1
Disabled	1	×	Х	1

X = Don't care.

#### **BLOCK DIAGRAM**



#### 64-BIT BIPOLAR SCRATCH PAD MEMORY (16 X 4 RAM) ■ 82S25

#### **ABSOLUTE MAXIMUM RATINGS**

	PARAMETER <sup>1</sup>	RATING	UNIT
V <sub>CC</sub>	Power Supply Voltage	+7	Vdc
V <sub>in</sub>	Input Voltage	+5.5	Vdc
V <sub>OH</sub>	High Level Output Voltage	+5.5	Vdc
T <sub>A</sub>	Operating Temperature Range (N82S25) (S82S25)	0° to +75° -55° to +125°	°c °c
T <sub>stg</sub>	Storage Temperature Range	-65° to +150°	°c

# **ELECTRICAL CHARACTERISTICS** $\begin{array}{ll} S82S25 & -55^{\circ}C \leqslant T_{A} \leqslant +125^{\circ}C, \, 4.5 \text{V} \leqslant \text{V}_{CC} \leqslant 5.5 \text{V} \\ N82S25 & 0^{\circ}C \leqslant T_{A} \leqslant +75^{\circ}C, \, 4.75 \text{V} \leqslant \text{V}_{CC} \leqslant 5.25 \text{V} \\ \end{array}$

	DADAMETED	TEST CONDITIONS	S	82S25 <sup>1,2</sup>	2,3	N	82S25 <sup>1,2</sup>	2,3	
	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>8</sup>	MAX	MIN	TYP <sup>8</sup>	MAX	UNIT
IIL	"0" Input Current	V <sub>IN</sub> = 0.45V		-10	-150		-10	-100	μΑ
LiH	"1" Input Current	V <sub>IN</sub> = 5.5V			25			10	μΑ
VIL	"0" Level Input Voltage	V <sub>CC</sub> = MIN			.80			.85	V
VIH	"1" Level Input Voltage	V <sub>CC</sub> = MAX	2.0			2.0			V
V <sub>IC</sub>	Input Clamp Voltage	$I_{IN} = -12\text{mA}, V_{CC} = \text{MIN}$ (Note 6)		-1.0	-1.5		-1.0	-1.5	V
V <sub>OL</sub>	"0" Output Voltage	I <sub>OUT</sub> = 16mA, V <sub>CC</sub> = MIN (Notes 4, 5)		0.35	0.5		0.35	0.45	V
C <sub>IN</sub>	Input Capacitance	V <sub>IH</sub> = 2.0V, V <sub>CC</sub> = 5.0V		5			5		pF
Соит	Output Capacitance	$V_{OUT} = 2.0V, V_{CC} = 5.0V,$ $\overline{CE} = "1"$		8			8		рF
Icc	Power Supply Current	(Note 5)		80	120		80	105	mA
lolk	Output Leakage Current	CE = "1", V <sub>OUT</sub> = 5.5V, V <sub>CC</sub> = MIN		<1	100		<1.0	100	μΑ


- 1. All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- 2. Positive current is defined as into the terminal referenced.
- 3. Positive logic definition: "1" = HIGH  $\approx$  +5.0V; "0" = LOW  $\approx$  GRD.
- 4. Output sink current is supplied through a resistor to V<sub>CC</sub>.
- 5. All sense outputs in "0" state.
- 6. Test each input one at a time.
- 7. To guarantee a WRITE into the slowest bit.
- 8. Typical values are at  $V_{CC}$  = +5.0V and  $T_A$  = +25°C.

#### **SWITCHING CHARACTERISTICS**

S82S25  $-55^{\circ}$ C  $\leq$ T<sub>A</sub>  $\leq$ +125 $^{\circ}$ C, 4.5V  $\leq$ V<sub>CC</sub>  $\leq$ 5.5V N82S25  $0^{\circ}$ C  $\leq$ T<sub>A</sub>  $\leq$ +75 $^{\circ}$ C, 4.75V  $\leq$ V<sub>CC</sub>  $\leq$ 5.25V

	DADAMETED	TEST CONDITIONS		S82S25	ti da di di di da ancesa de media tene e e en		N82S25		
	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>8</sup>	MAX	MIN	TYP <sup>8</sup>	MAX	UNIT
Propaga	ntion Delays								
$T_{AA}$	Address Access Time			35	60		35	50	ns
$T_CE$	Chip Enable Access Time			20	35		20	35	ns
T <sub>CD</sub>	Chip Enable Output Disable Time			20	35	-	20	35	ns
$T_{WD}$	Write Enable to Output Disable Time			20	30		20	25	ns
$T_{WR}$	Write Recovery Time			35	60		35	50	ns
Write S	et-up Times	$R_1 = 270\Omega$ $R_2 = 600\Omega$						-	
$T_{WSA}$	Address to Write Enable	C <sub>L</sub> = 30pF	10	-8		0	-8		ns
$T_{WSD}$	Data In to Write Enable		25	5		20	5		ns
$T_{WSC}$	CE to Write Enable		0	-5		0	-5		ns
Write H	lold Times								
$T_{WHA}$	Address to Write Enable		10	0		5	0		ns
$T_{WHD}$	Data In to Write Enable		10	-3		5	-3		ns
$T_{WHC}$	CE to Write Enable		5	0		5	0		ns
$T_{WP}$	Write Enable Pulse Width (Note 7)		30	18		30	18		ns


#### AC TEST LOAD AND WAVEFORMS




#### SWITCHING PARAMETERS MEASUREMENT INFORMATION

#### **READ CYCLE**


#### **ADDRESS ACCESS TIME**



#### **CHIP ENABLE/DISABLE TIMES**



#### **WRITE CYCLE**



#### **MEMORY TIMING DEFINITIONS**

$T_{WR}$	Delay between end of WRITE ENABLE pulse and
	when DATA OUTPUT becomes valid. (Assuming
	ADDRESS still valid — not as shown.)

T<sub>CE</sub> Delay between beginning of CHIP ENABLE low (with ADDRESS valid) and when DATA OUTPUT becomes valid.

T<sub>CD</sub> Delay between when CHIP ENABLE becomes high and DATA OUTPUT is in off state.

TAA Delay between beginning of valid ADDRESS (with CHIP ENABLE low) and when DATA OUTPUT becomes valid.

T<sub>WSC</sub> Required delay between beginning of valid CHIP ENABLE and beginning of WRITE ENABLE pulse.

T<sub>WHD</sub> Required delay between end of WRITE ENABLE pulse and end of valid INPUT DATA.

TWP Width of WRITE ENABLE pulse.

T<sub>WSA</sub> Required delay between beginning of valid ADD-RESS and beginning of WRITE ENABLE pulse.

T<sub>WSD</sub> Required delay between beginning of valid DATA INPUT and end of WRITE ENABLE pulse.

T<sub>WD</sub> Delay between beginning of WRITE ENABLE pulse and when DATA OUTPUT is in off state.

T<sub>WHC</sub> Required delay between end of WRITE ENABLE pulse and end of CHIP ENABLE.

T<sub>WHA</sub> Required delay between end of WRITE ENABLE pulse and end of valid ADDRESS.



BIPOLAR FIELD-PROGRAMMABLE LOGIC ARRAY (16X8X48 FPLA) 82S101 (OPEN COLLECTOR) 82S100 (TRI-STATE)

82S100 (TRI-STATE)
APRIL 1975

82S100 82S101

**OBJECTIVE SPECIFICATION** 

#### DIGITAL 8000 SERIES TTL/MEMORY

#### DESCRIPTION

The 82S100 (Tri-State Outputs) and the 82S101 (Open Collector Outputs) are Bipolar Programmable Logic Arrays, containing 48 Product terms (AND terms), and 8 output unctions. Each output function can be programmed either rue active-High (Fp), or true active-Low (Fp). The true tate of the output functions is controlled via an output ium (OR) Matrix by a logical combination of 16-input ariables, or their complements, up to 48 terms.

Noth devices are field-programmable, which means that ustom patterns are immediately available by following the using procedure outlined in this data sheet.

he 82S100 and 82S101 are fully TTL compatible, and notude a chip-enable clocking input for output deskewing nd inhibit. They feature either Open Collector or Tri-State autputs for ease of expansion of product terms and/or nput variables.


#### **FEATURES**

- FIELD PROGRAMMABLE (Ni-Cr LINK)
- ▶ INPUT VARIABLES 16
- OUTPUT FUNCTIONS 8
- PRODUCT TERMS 48
- ▶ ADDRESS ACCESS TIME 50ns, MAXIMUM
- **▶ POWER DISSIPATION 600mW, TYPICAL**
- ▶ INPUT LOADING (-100µA), MAXIMUM
- ► OUTPUT OPTION: TRI-STATE OUTPUTS — 82S100 OPEN COLLECTOR OUTPUTS — 82S101
- OUTPUT DISABLE FUNCTION: TRI-STATE – Hi-Z OPEN COLLECTOR – Hi
- **▶** CERAMIC DIP

#### **APPLICATIONS**

.ARGE READ ONLY MEMORY
RANDOM LOGIC
ODE CONVERSION
PERIPHERAL CONTROLLERS
.OOK-UP AND DECISION TABLES
MICROPROGRAMMING
ADDRESS MAPPING
CHARACTER GENERATORS
SEQUENTIAL CONTROLLERS

#### PIN CONFIGURATION



#### **TRUTH TABLE**

LET:

 $P_n = \Pi_0^{15} (k_m I_m + j_m \overline{I_m})$ ; k = 0, 1, X (Don't Care)

 $n = 0, 1, 2, \ldots, 47$ 

where:

Unprogrammed state :  $j_m = k_m = 0$ 

. -

Programmed state


:  $j_m = \overline{k_m}$ 

 $S_r = f(\Sigma_0^{47} P_n)$ 


 $; r \equiv p = 0, 1, 2, \ldots, 7$ 

MODE	Pn	CE	Fp	F <sub>p</sub> *	$S_r \stackrel{?}{=} f(P_n)$
Disabled (82S101)	Х	1	1	1	V
Disabled (82S100)	^	1	Hi-Z	Hi-Z	X
	1	0	1	0	YES
Read	0	0	0	1	
	Х	0	0	1	NO

#### **BLOCK DIAGRAM**



#### **FPLA TYPICAL LOGIC PATH**



#### SIGNETICS BIPOLAR FIELD-PROGRAMMABLE LOGIC ARRAY ■ 82S100, 82S101

#### **ABSOLUTE MAXIMUM RATINGS.**

	PARAMETER <sup>1</sup>	RATING	UNIT
V <sub>CC</sub>	Power Supply Voltage	+7	Vdc
$V_{in}$	Input Voltage	+5.5	Vdc
$v_{OH}$	High Level Output Voltage (82S101)	+5.5	Vdc
Vo	Off-State Output Voltage (82S100)	+5.5	Vdc
$T_A$	Operating Temperature Range	0° to +75°	°c
$T_{stg}$	Storage Temperature Range	-65° to +150°	°C

#### **ELECTRICAL CHARACTERISTICS** $0^{\circ}C \leqslant T_{A} \leqslant 75^{\circ}C$ ; $4.75V \leqslant V_{CC} \leqslant 5.25V$


PARAMETER		TEST CO	TEST CONDITIONS		LIMITS		LINUT	NOTES
	FARAIVIETER				TYP <sup>2</sup>	MAX	UNIT	
V <sub>IH</sub>	High-Level Input Voltage	V <sub>CC</sub> = 5.25V		2			V	1 -
VIL	Low-Level Input Voltage	V <sub>CC</sub> = 4.75V				0.8	V	1
V <sub>IC</sub>	Input Clamp Voltage	V <sub>CC</sub> = 4.75V,	$I_{1N} = -18mA$		-0.8	-1.2	V	1, 7
V <sub>OH</sub>	High-Level Output Voltage (82S100)	V <sub>CC</sub> = 4.75V,	I <sub>OH</sub> = -2mA	2.4			V	1, 5
V <sub>OL</sub>	Low-Level Output Voltage	V <sub>CC</sub> = 4.75V, I <sub>OL</sub> = 9.6mA			0.35	0.45	V	1, 8
lork	Output Leakage Current (82S101)	V - E 2EV	V <sub>OUT</sub> = 5.25V		1	40	μΑ	6
IO(OFF)	Hi-Z State Output Current (82S100)	V <sub>CC</sub> = 5.25V	V <sub>OUT</sub> = 5.25V V <sub>OUT</sub> = 0.45V		1 -1	40 -40	μΑ μΑ	6
I <sub>ІН</sub>	High-Level Input Current	V <sub>IN</sub> = 5.5V			<1	25	μΑ	
I <sub>IL</sub>	Low-Level Input Current	V <sub>IN</sub> = 0.45V			-10	-100	μΑ	·
Ios	Short-Circuit Output Current (82S100)	V <sub>CC</sub> = 5.25V,	V <sub>OUT</sub> = 0V	-20		-70	mA	3, 7
Icc	V <sub>CC</sub> Supply Current (82S100, 82S101)	V <sub>CC</sub> = 5.25V			120	170	mA	4
C <sub>IN</sub>	Input Capacitance	V - E 0V	V <sub>IN</sub> = 2.0V		5		pF	
co	Output Capacitance	V <sub>CC</sub> = 5.0V	V <sub>OUT</sub> = 2.0V		8		pF	6

- 1. All voltage values are with respect to network ground terminal.
- 2. All typical values are at  $V_{CC}$  = 5V,  $T_A$  = 25°C.
- 3. Duration of short circuit should not exceed one second.
- 4.  $I_{CC}$  is measured with the chip enable input grounded, all other inputs at 4.5V and the outputs open.
- 5. Measured with  $V_{1L}$  applied to  $\overline{CE}$  and a logic "1" stored.
- 6. Measured with VIH applied to CE.
- 7. Test each output one at the time.
- 8. Measured with a programmed logic condition for which the output under test is at a "0" logic level. Output sink current is supplied thru a resistor to VCC.

#### **SWITCHING CHARACTERISTICS** $0^{\circ}C \leqslant T_{A} \leqslant +75^{\circ}C$ , $4.75V \leqslant V_{CC} \leqslant 5.25V$

PARAMETER		TEST CONDITIONS		UNIT		
		TEST CONDITIONS	MIN		MAX	ONTI
Propag	gation Delay					
TIA	Input to Output	C <sub>L</sub> = 30pF		35	50	ns
T <sub>CD</sub>	Chip Disable to Output	$R_1 = 270$		15	20	ns
T <sub>CE</sub>	Chip Enable to Output	R <sub>2</sub> = 600		15	20	ns

#### **AC TEST FIGURE AND WAVEFORM**



#### NOTES:

- 1. Positive current is defined as into the terminal referenced.
- 2. Typical values are at  $V_{CC} = 5.0V$ , and  $T_A = +25^{\circ}C$ .

#### **OBJECTIVE PROGRAMMING PROCEDURE**

The 82S100/101 are shipped in an unprogrammed state, characterized by:

- A. All internal Ni-Cr links are intact.
- B. Each product term (P-term) contains both true and complement values of every input variable I<sub>m</sub> (P-terms always logically "FALSE").
- C. The Sum Matrix contains all 48 P-terms.
- D. The polarity of each output is set to active HIGH (Fp function).
- E. All outputs are at a LOW logic level.

To program each of 8 Boolean logic functions of 16 true or complement variables, including up to 48 P-terms, follow the Program/Verify procedures for the Product Matrix, Sum Matrix, and Output Polarity outlined below.

#### **OUTPUT POLARITY**

#### PROGRAM ACTIVE LOW (Fp Function)

Program output polarity before programming Product Matrix and Sum Matrix. Program one output at the time.

- 1. Set GND (pin 14) to OV.
- 2. Do not apply power to the device (VCC, pin 28, open).
- Apply V<sub>OUT</sub> = +18V to the appropriate output for 1ms, and return to OV.
- 4. Repeat step 3 to program other outputs.

#### VERIFY OUTPUT POLARITY

- 1. Set GND (pin 14) to OV, and V<sub>CC</sub> (pin 28) to +5V.
- 2. Enable the chip by setting  $\overline{CE}$  (pin 19) to LOW logic level.
- 3. Disable input variables by applying  $V_{1N} = +10V$  to all inputs 10 through 115.
- 4. Verify output polarity by sensing the logic state of outputs F<sub>0</sub> through F<sub>7</sub>. All outputs at a HIGH logic level are programmed active HIGH (F<sub>p</sub> function), while all outputs at a LOW logic level are programmed active LOW (F<sub>p</sub>\* function).
- 5. Remove V<sub>IN</sub> = +10V from inputs I<sub>0</sub> through I<sub>15</sub>.

#### PRODUCT MATRIX

#### PROGRAM INPUT VARIABLE

Program one input at the time and one P-term at the time. All input variable links of unused P-terms are not required to be fused. However, unused input variables must be programmed as Don't Care for all programmed P-terms.

- 1. Set GND (pin 14) to OV, and VCC (pin 28) to +5V.
- 2. Disable the chip by setting  $\overline{CE}$  (pin 19) to HIGH logic level.
- Disable input variables by applying V<sub>IN</sub> = +10V to all inputs I<sub>0</sub> through I<sub>15</sub>.
- 4. Address the P-term to be programmed (No. 0 through47) by applying the corresponding binary code to

- outputs  $F_0$  through  $F_5$  with  $F_0$  as LSB. Use standard TTL logic levels.
- 5a. If the P-term contains neither  $I_0$  nor  $\overline{I_0}$  (input is a Don't Care), fuse both  $I_0$  and  $\overline{I_0}$  links by executing both steps 5b and 5c, before continuing with step 7.
- 5b. If the P-term contains I<sub>0</sub>, set to fuse the  $\overline{l_0}$  link by lowering the input voltage to I<sub>0</sub> from V<sub>IN</sub> = +10V to a HIGH logic level. Execute step 6.
- 5c. If the P-term contains  $\overline{l_0}$ , set to fuse the  $l_0$  link by lowering the input voltage to  $l_0$  from  $V_{IN} = +10V$  to a LOW logic level. Execute step 6.
- 6a. After  $10\mu s$  delay, raise FE (pin 1) from 0V to +17V. The source must have a current limit of 250mA, and rise time of 10 to  $50\mu s$ .
- 6b. After  $10\mu s$  delay, pulse the  $\overline{CE}$  input to +10V for a period of 1ms.
- 6c. After 10μs delay, return FE input to OV.
- Return input I<sub>0</sub> to a disable state by applying V<sub>IN</sub> = +10V.
- 8. Repeat steps 5 through 7 for all other input variables.
- 9. Repeat steps 4 through 8 for all other P-terms.
- 10. Remove  $V_{IN} = +10V$  from all input variables.

#### **VERIFY INPUT VARIABLE**

- 1. Set GND (pin 14) to OV, and VCC (pin 28) to +5V.
- 2. Enable F7 output by setting CE to +10V.
- 3. Disable input variables by applying  $V_{IN} = +10V$  to inputs  $I_0$  through  $I_{15}$ .
- Address the P-term to be verified (No. 0 through 47) by applying the corresponding binary code to outputs F<sub>0</sub> through F<sub>5</sub>.
- 5. Interrogate input variable 10 as follows:
  - A. Lower the input voltage to I<sub>0</sub> from V<sub>IN</sub> = +10Vto a HIGH logic level, and sense the state of output F<sub>7</sub>.
  - B. Lower the input voltage to 10 from a HIGH to a LOW logic level, and sense the logic state of output F7.

The state of I<sub>0</sub> contained in the P-term is determined in accordance with the following truth table:

I <sub>0</sub>	F <sub>7</sub>	Input Variable State Contained In P-Term
0 1	1 0	<u>10</u>
0	0 1	10
0	1 1	Dont Care
0	0 0	$(1_{\overline{0}}), (\overline{1_{\overline{0}}})$

Note that two tests are required to uniquely determine the state of the input variable contained in the P-term.

- 6. Return input  $I_0$  to a disable state by applying  $V_{IN} = +10V$ .
- 7. Repeat steps 5 and 6 for all other input variables.
- 8. Repeat steps 4 through 7 for all other P-terms.
- 9. Remove  $V_{1N} = +10V$  from all input variables.

#### **SUM MATRIX**

#### PROGRAM PRODUCT TERM

Program one output at the time for one P-term at the time. All  $P_n$  links of unused P-terms in the Sum Matrix are not required to be fused.

- 1. Set GND (pin 14) to 0V, and V<sub>CC</sub> (pin 28) to +8.5V.
- Disable the chip by setting CE (pin 19) to a HIGH logic level.
- Address the P-term to be programmed (No. 0 through 47) by applying the corresponding binary code to input variables I<sub>0</sub> through I<sub>5</sub>, with I<sub>0</sub> as LSB. Use standard TTL levels.
- 4a. If the P-term is contained in output function  $F_0$  ( $F_0 = 1$  or  $F_0^* = 0$ ), go to step 6.
- 4b. If the P-term is not contained in output function  $F_0$  ( $F_0 = 0$  or  $F_0^* = 1$ ), set to fuse the  $P_n$  link by applying  $V_{OUT} = +10V$  to output  $F_0$ .
- 5a. After 10 µs delay, raise FE (pin 1) from 0V to +17V.
- 5b. After  $10\mu$ s delay, pulse the  $\overline{CE}$  input to +10V for a period of 1ms.
- 5c. After 10 µs delay, return FE input to 0V.
- 6. Repeat steps 4 and 5 for all other output functions.
- 7. Repeat steps 3 through 6 for all other P-terms.
- 8. Remove +8.5V from VCC.

#### **VERIFY PRODUCT TERM**

- 1. Set GND (pin 14) to 0V, and  $V_{CC}$  (pin 28) to +8.5V.
- 2. Enable the chip by setting  $\overline{CE}$  (pin 19) to a LOW logic level.
- Address the P-term to be verified (No. 0 through 47) by applying the corresponding binary code to input variables I<sub>0</sub> through I<sub>5</sub>, with I<sub>0</sub> as the LSB. Use standard TTL levels.
- 4. To determine the status of the P<sub>n</sub> link in the Sum Matrix for each output function F<sub>p</sub> or F<sub>p</sub><sup>\*</sup>, sense the state of outputs F<sub>0</sub> through F<sub>7</sub>. The status of the link is given by the following truth table:

Out	tput	
Active HIGH • (F <sub>p</sub> )	Active LOW (F <sub>p</sub> *)	P-term Link
0	1	FUSED
1	0	PRESENT

- 5. Repeat steps 3 and 4 for all other P-terms.
- 6. Remove +8.5V from VCC.

#### DIGITAL 8000 SERIES TTL/MEMORY I

#### **DESCRIPTION**

The 82S114 and 82S115 are Schottky-clamped Read Only Memories, incorporating on-chip data output registers. They are Field-Programmable, which means that custom patterns are immediately available by following the fusing procedure given in this data sheet. The standard 82S114 and 82S115 are supplied with all outputs at logical "0". Outputs are programmed to a logic "1" level at any specified address by fusing a Ni-Cr link matrix.

The 82S114 and 82S115 are fully TTL compatible, and include on-chip decoding and two chip enable inputs for ease of memory expansion. They feature Tri-State outputs for optimization of word expansion in bussed organizations. A D-type latch is used to enable the Tri-State output drivers. In the TRANSPARENT READ mode, stored data is addressed by applying a binary code to the address inputs while holding STROBE high. In this mode the bit drivers will be controlled solely by CE1 and CE2 lines. In the LATCHED READ mode, after the desired address is applied and both CE1 and CE2 are enabled, data will enter the output latches following the positive transition of STROBE, and the data out lines will be locked into their last valid state following the negative transition of STROBE. The latches will remain set and the outputs enabled until the chip is disabled and STROBE is brought high.

Both 82S114 and 82S115 devices are available in the commercial temperature range. For the commercial temperature range, (0°C to +75°C) specify N82S114/115, I.


#### **FEATURES**

- ORGANIZATION:
  - 82S114 256 X 8 82S115 - 512 X 8
- ADDRESS ACCESS TIME 60ns, MAXIMUM
- POWER DISSIPATION 165µW/BIT, TYPICAL
- INPUT LOADING ( $-100\mu$ A), MAXIMUM
- **ON-CHIP ADDRESS DECODING**
- **ON-CHIP STORAGE LATCHES**
- TRI-STATE OUTPUTS
- **FAST PROGRAMMING 5 SEC., MAXIMUM**
- PIN COMPATIBLE TO N8204/N8205 ROMs


#### **APPLICATIONS**

**MICROPROGRAMMING** HARDWIRE ALGORITHMS **CHARACTER GENERATION CONTROL STORE** SEQUENTIAL CONTROLLERS

#### PIN CONFIGURATION



#### **BLOCK DIAGRAM**



#### **ABSOLUTE MAXIMUM RATINGS**

	PARAMETER	RATING	UNIT
V <sub>CC</sub>	Power Supply Voltage	+7	Vdc
V <sub>IN</sub>	Input Voltage	+5.5	Vdc
v <sub>o</sub>	Off-State Output Voltage	+5.5	Vdc
TA	Operating Temperature Range	0° to +75°	°C
T <sub>stg</sub>	Storage Temperature Range	−65° to +150°	°C

#### **ELECTRICAL CHARACTERISTICS** $0^{\circ}C \leqslant T_{A} \leqslant +75^{\circ}C$ , $4.75V \leqslant V_{CC} \leqslant 5.25$

	2.2.4.5	TEST COMPLETIONS		LIMITS1		
	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>2</sup>	MAX	UNIT
I <sub>I</sub> L	"0" Input Current	$V_{IN} = 0.45V$			- 100	μΑ
I <sub>IH</sub>	"1" Input Current	V <sub>IN</sub> = 5.5V			25	μΑ
VIL	"0" Level Input Voltage				85	V
V <sub>IH</sub>	"1" Level Input Voltage		2.0			V
$V_{IC}$	Input Clamp Voltage	$I_{IN} = -18 \text{ mA}$		-0.8	- 1.2	V
VOL	"0" Output Voltage	I <sub>OUT</sub> = 9.6 mA			0.5	V
V <sub>OH</sub>	"1" Output Voltage	CE <sub>1</sub> = "0", CE <sub>2</sub> = "1", I <sub>OUT</sub> = -2 mA, "1" STORED	2.7	3.3		V
I <sub>O(OFF)</sub>	HI-Z State Output Current	$\overline{\text{CE}_1}$ = "1" or $\text{CE}_2$ = 0, $\text{V}_{\text{OUT}}$ = 5.5V $\overline{\text{CE}_1}$ = "1" or $\text{CE}_2$ = 0, $\text{V}_{\text{OUT}}$ = 0.5V			40 -40	μΑ μΑ
$C_{IN}$	Input Capacitance	$V_{CC} = 5.0V, V_{IN} = 2.0V$		5		pF
C <sub>OUT</sub>	Output Capacitance	$\frac{V_{CC}}{CE_1}$ = 5.0V, $V_{OUT}$ = 2.0V $\frac{V_{CE}}{CE_2}$ = 0		8		pF
Icc	V <sub>CC</sub> Supply Current			135	185	mA
los	Output Short Circuit Current	V <sub>OUT</sub> = 0V (Note 3)	-20		-70	mA

#### **SWITCHING CHARACTERISTICS** $0^{\circ}C \le T_{A} \le +75^{\circ}C$ , $4.75V \le V_{CC} \le 5.25V$


	DADAMETED	TEST CONDITIONS		LINIT		
	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>2</sup>	MAX	UNIT
TAA	Address Access Time	LATCHED or TRANSPARENT READ		35	60	ns
T <sub>CE</sub>	Chip Enable Access Time	$R_1 = 270\Omega$ , $R_2 = 600\Omega$ , $C_L = 30pF$		20	40	ns
T <sub>CD</sub>	Chip Disable Time	(Note 4)		20	40	ns
T <sub>ADH</sub>	Address Hold Time		0	-10		ns
T <sub>CDH</sub>	Chip Enable Hold Time		10	0		ns
T <sub>SW</sub>	Strobe Pulse Width	LATCHED READ ONLY	30	20		ns
T <sub>SL</sub>	Strobe Latch Time	$R_1 = 270\Omega$ , $R_2 = 600\Omega$ , $C_L = 30pF$	60	35		ns
TDL	Strobe Delatch Time	(Note 5)			30	ns
T <sub>CDS</sub>	Chip Enable Set-up Time		40			ns


#### NOTES:

- Positive current is defined as into the terminal referenced.
- 2. Typical values are at VCC = +5.0V and TA = +25  $^{\circ}$  C.
- 3. No more than one output should be grounded at the same time and strobe should be disabled. Strobe is in "1" state.
- 4. If the strobe is high, the device functions in a manner identical to conventional bipolar ROMs. The timing diagram shows valid data will appear TA nanoseconds after the address has changed and TCE nanoseconds after the output circuit is enabled. TCD is the time required to disable the output and switch it to an "off" or high impedance state after it has been enabled.
- 5. In Latched Read Mode data from any selected address will be held on the output when strobe is lowered. Only when strobe is raised will new location data be transferred and chip enable conditions be stored. The new data will appear on the outputs if the chip enable conditions enable the outputs.


53

#### **MEMORY TIMING**






#### **AC TEST LOAD AND WAVEFORMS**



#### TYPICAL FUSING PATH



# RECOMMENDED PROGRAMMING PROCEDURE

The 82S114/115 are shipped with all bits at logical "0" (low). To write logical "1", proceed as follows:

#### SET-UP


- a. Apply GND to pin 12.
- b. Terminate all device outputs with a 10K  $\!\Omega$  resistor to VCC.
- c. Set CE 1 to logic "0", and CE2 to logic "1" (TTL levels).
- d. Set Strobe to logic "1" level.

#### PROGRAM-VERIFY SEQUENCE

- Step 1 Raise V<sub>CC</sub> to V<sub>CCP</sub>, and address the word to be programmed by applying TTL "1" and "0" logic levels to the device address inputs.
- Step 2 After  $10\mu s$  delay, apply to FE1 (pin 13) a voltage source of  $+5.0 \pm 0.5V$ , with 10 mA sourcing current capability.

- Step 3 After  $10\mu$ s delay, apply a voltage source of +17.0  $\pm$  1.0V to the output to be programmed. The source must have a current limit of 200 mA. Program one output at the time.
- Step 4 After  $10\mu$ s delay, raise FE2 (pin 11) from 0V to  $+5.0 \pm 0.5$ V for a period of 1ms, and then return to 0V. Pulse source must have a 10 mA sourcing current capability.
- Step 5 After  $10\mu s$  delay, remove +17.0V supply from programmed output.
- Step 6 To verify programming, after  $10\mu s$  delay, return FE1 to 0V. Raise  $V_{CC}$  to  $V_{CCH}$  =  $+5.5 \pm .2V$ . The programmed output should remain in the "1" state. Again, lower  $V_{CC}$  to  $V_{CCL}$  =  $+4.5 \pm .2V$ , and verify that the programmed output remains in the "1" state.
- Step 7 Raise VCC to VCCP, and repeat steps 2 through 6 to program other bits at the same address.
- Step 8 Repeat steps 1 through 7 to program all other address locations.

#### TYPICAL PROGRAMMING SEQUENCE




#### SIGNETICS 2048-BIT PROM, 4096-BIT PROM ■ 82S114, 82S115

#### **PROGRAMMING SPECIFICATIONS** (Testing of these limits may cause programming of device.) $T_A = +25^{\circ}C$


		TEAT CONDITIONS		LIMITS			
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Power	Supply Voltage						
V <sub>CCP</sub> <sup>1</sup>	To Program	$I_{CCP} = 200 \pm 25 \text{ mA}$ (Transient or steady state)	4.75	5.0	5.25	V	
$V_{CCH}$	Upper Verify Limit		5.3	5.5	5.7	V	
$V_{CCL}$	Lower Verify Limit		4.3	4.5	4.7	V	
$V_S^3$	Verify Threshold		0.9	1.0	1.1	V	
I <sub>CCP</sub>	Programming Supply Current	$V_{CCP} = +5.0 \pm .25V$	175	200	225	mA	
Input	Voltage						
VIL	Low Level Input Voltage		0	0.4	0.8	V	
V <sub>IH</sub>	High Level Input Voltage		2.4		5.5	V	
Input	Current (FE <sub>1</sub> & FE <sub>2</sub> Only)						
IIL	Low Level Input Current	$V_{1L} = +0.45V$			-100	μΑ	
I <sub>IH</sub>	High Level Input Current	$V_{IH}$ = +5.5 $V$			10	mA	
Input	Current (Except FE <sub>1</sub> & FE <sub>2</sub> )						
IIL	Low Level Input Current	$V_{1L} = +0.45V$			-100	μΑ	
I <sub>IH</sub>	High Level Input Current	$V_{IH}$ = +5.5 $V$			25	μΑ	
V <sub>OUT</sub> <sup>2</sup>	Output Programming Voltage	$I_{OUT} = 200 \pm 20 \text{ mA}$ (Transient or steady state)	16.0	17.0	18.0	V	
I <sub>OUT</sub>	Output Programming Current	$V_{OUT} = +17 \pm 1V$	180	200	220	mA	
$T_{R}$	Output Pulse Rise Time		10		50	μs	
tp	FE <sub>2</sub> Programming Pulse Width		1		1.5	ms	
t <sub>D</sub>	Pulse Sequence Delay		10			μs	
$T_{PR}$	Programming Time	$V_{CC} = V_{CCP}$			10	sec	
$T_{PS}$	Programming Pause	$V_{CC} = 0V$	7	1		sec	
T <sub>PR</sub> <sup>4</sup> T <sub>PR</sub> +T <sub>PS</sub>	Programming Duty Cycle				60	%	

- 1. Bypass  $V_{\mbox{\footnotesize{CC}}}$  to GND with a 0.01  $\mu\mbox{\footnotesize{F}}$  capacitor to reduce voltage spikes.
- 2. Care should be taken to insure the 17 ± 1V output voltage is maintained during the entire fusing cycle. The recommended supply is a constant current source clamped at the specified voltage limit.
- 3. V<sub>S</sub> is the sensing threshold of the PROM output voltage for a programmed bit. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.
- 4. Continuous fusing for an unlimited time is also allowed, provided that a 60% duty cycle is maintained. This may be accomplished by following each Program-Verify cycle with a Rest period (V<sub>CC</sub> = 0V) of 3 mS.

#### 82S114/115 MANUAL PROGRAMMER



#### TIMING SEQUENCE





### 256-BIT BIPOLAR RAM (256x1 RAM) | (82S116 TRI-STATE) (82S117 OPEN COLLECTOR) |

82S116 82S117

FEBRUARY 1975

#### DIGITAL 8000 SERIES TTL/MEMORY

#### **DESCRIPTION**

The 82S116 and 82S117 are Schottky clamped TTL, read/write memory arrays organized as 256 words of one bit each. They feature either open collector or tri-state output options for optimization of word expansion in bussed organizations. Memory expansion is further enhanced by full on-chip address decoding, 3 chip enable inputs and PNP input transistors which reduce input loading to  $25\mu$ A for a "1" level, and  $-100\mu$ A for a "0" level.

During WRITE operation, the logical state of the output of both devices follows the complement of the data input being written. This feature allows faster execution of WRITE-READ cycles, enhancing the performance of systems utilizing indirect addressing modes, and/or requiring immediate verification following a WRITE cycle.

Both devices have fast read access and write cycle times, and thus are ideally suited in high-speed memory applications such as "Cache", buffers, scratch pads, writable control stores, etc.

Both 82S116 and 82S117 devices are available in the commercial temperature range. For the commercial temperature range, (0 $^{\circ}$ C to +75 $^{\circ}$ C) specify N82S116/117, B or F.


#### **FEATURES**

- ORGANIZATION 256 X 1
- ADDRESS ACCESS TIME 40ns, MAXIMUM
- WRITE CYCLE TIME 25ns, MAXIMUM
- POWER DISSIPATION 1.5mW/BIT. TYPICAL
- INPUT LOADING (-100μA) MAXIMUM
- OUTPUT FOLLOWS COMPLEMENT OF DATA INPUT DURING WRITE
- ON-CHIP ADDRESS DECODING
- OUTPUT OPTION:
   TRI-STATE 82S116
   OPEN COLLECTOR 82S117
- 16 PIN CERAMIC DIP

#### **APPLICATIONS**

BUFFER MEMORY WRITABLE CONTROL STORE MEMORY MAPPING PUSH DOWN STACK SCRATCH PAD

#### PIN CONFIGURATION




#### **TRUTH TABLE**

				DO	UT		
MODE	CE*	WE	DIN	82\$116	82\$117		
READ	0	1	Х	STORED DATA	STORED DATA		
WRITE "0"	0	0	0	1	1		
WRITE "1"	0	0	1	0	0		
DISABLED	1	Х	Х	High-Z	1		

<sup>\*&</sup>quot;0" = All  $\overline{CE}$  inputs low; "1" = one or more  $\overline{CE}$  inputs high. X = Don't care.

#### **BLOCK DIAGRAM**



#### **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	RATING	UNIT
V <sub>CC</sub> Power Supply Voltage	+7	Vdc
V <sub>IN</sub> Input Voltage	+5.5	Vdc
V <sub>OUT</sub> High Level Output Voltage (82S117)	+5.5	Vdc
V <sub>O</sub> Off-State Output Voltage (82S116)	+5.5	Vdc
T <sub>A</sub> Operating Temperature Range	0° to +75°	°C
T <sub>stg</sub> Storage Temperature Range	-65° to +150°	°c

#### **ELECTRICAL CHARACTERISTICS** $0^{\circ}C \leqslant T_{A} \leqslant 75^{\circ}C$ , $4.75V \leqslant V_{CC} \leqslant 5.25V$

	PARAMETER	TEST COM	DITIONS		LIMIT	S	LIANT	NOTEO
	PARAMETER	TEST CONI	DITIONS	MIN	TYP <sup>2</sup>	MAX	UNIT	NOTES
V <sub>IH</sub>	High-Level Input Voltage	V <sub>CC</sub> = 5.25V		2.0			V	
$V_{IL}$	Low-Level Input Voltage	V <sub>CC</sub> = 4.75V				0.85	V	1
$V_{IC}$	Input Clamp Voltage	V <sub>CC</sub> = 4.75V, I <sub>I</sub>	<sub>N</sub> = -12 mA		-1.0	-1.5	V	1,8
V <sub>OH</sub>	High-Level Output Voltage (82S116)	V <sub>CC</sub> = 4.75V, I <sub>C</sub>	<sub>DH</sub> = -3.2 mA	2.6			V	1,6
V <sub>OL</sub>	Low-Level Output Völtage	V <sub>CC</sub> = 4.75V, I <sub>C</sub>	<sub>DL</sub> = 16 mA		0.35	0.45	V	1,7
lork	Output Leakage Current (82S117)	V <sub>OUT</sub> = 5.5V			1	40	μΑ	5
I <sub>O(OFF)</sub>	HI-Z State Output Current	V <sub>OUT</sub> = 5.5V			1	40	μΑ	5
	(82S116)	V <sub>OUT</sub> = 0.45V			- 1	-40	μΑ	5
I <sub>IH</sub>	High-Level Input Current	V <sub>CC</sub> = 5.25V, V	<sub>IN</sub> = 5.5V		1	25	μΑ	8
IIL	Low-Level Input Current	V <sub>CC</sub> = 5.25V, V	<sub>IN</sub> = 0.45V		-10	-100	μΑ	8
Ios	Short-Circuit Output Current (82S116)	V <sub>CC</sub> = 5.25V, V	O = 0V	-20		-70	mA	3
I <sub>CC</sub>	V <sub>CC</sub> Supply Current (82S116)	V <sub>CC</sub> = 5.25V			80	115	mA	4
	V <sub>CC</sub> Supply Current (82S117)	V <sub>CC</sub> = 5.25V			80	115	mA	4
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 2.0V	\/ - F 0\/		5		pF	
$c_{out}$	Output Capacitance	V <sub>OUT</sub> = 2.0V	V <sub>CC</sub> = 5.0V		8		pF	


- All voltage values are with respect to network ground terminal.
- 2. All typical values are at  $V_{CC} = 5V$ ,  $T_A = +25^{\circ}C$ .
- 3. Duration of the short-circuit should not exceed one second.
- 4. I<sub>CC</sub> is measured with the write enable and memory enable inputs grounded, all other inputs at 4.5V, and the output open.
- 5. Measured with V<sub>IH</sub> applied to CE1, CE2 and CE3.
- 6. Measured with a logic "0" stored and  $V_{1L}$  applied to  $\overline{CE_1}$ ,  $\overline{CE_2}$  and  $\overline{CE_3}$ .
- 7. Measured with a logic "1" stored. Output sink current is supplied through a resistor to VCC.
- 8. Test each input one at the time.

#### SIGNETICS 256-BIT BIPOLAR RAM (256 X 1 RAM) ■ 82S116, 82S117

#### SWITCHING CHARACTERISTICS $0^{\circ}C \leqslant T_{A} \leqslant +75^{\circ}C$ , $4.75V \leqslant V_{CC} \leqslant 5.25V$

	DADAMETED	TEST CONDITIONS		LIMITS		UNIT	NOTE
	PARAMETER	TEST CONDITIONS	MIN TYP1 MAX		MAX	UNII	NOTE
Propaga	Propagation Delays						
TAA	Address Access Time			30	40	ns	
T <sub>CE</sub>	Chip Enable Access Time	$R_1 = 270\Omega$		15	25	ns	
T <sub>CD</sub>	Chip Enable Output Disable Time	$R_2 = 600\Omega$		15	25	ns	
T <sub>WD</sub>	Write Enable to Output Disable Time	$C_L = 30pF$		30	40	ns	
Write S	et-up Times						
T <sub>WSA</sub>	Address to Write Enable		0	-5		ns	
T <sub>WSD</sub>	Data In to Write Enable		25	15		ns	
T <sub>WSC</sub>	CE to Write Enable		0	-5		ns	
Write H	old Times						
T <sub>WHA</sub>	Address to Write Enable		0	-5		ns	
T <sub>WHD</sub>	Data In to Write Enable		О	-5		ns	
T <sub>WHC</sub>	CE to Write Enable		О	-5		ns	
T <sub>WP</sub>	Write Enable Pulse Width		25	15		ns	2


#### **AC TEST LOAD**




- Typical values are at V<sub>CC</sub> = +5.0V, and T<sub>A</sub> = +25°C.
   Minimum required to guarantee a WRITE into the slowest bit.

#### SWITCHING PARAMETERS MEASUREMENT INFORMATION


#### **READ CYCLE**



#### CHIP ENABLE/DISABLE TIMES



#### **WRITE CYCLE**



#### MEMORY TIMING DEFINITIONS

T <sub>CE</sub>	Delay between beginning of CHIP ENABLE low	$T_{WP}$	Width of WRITE ENABLE pulse.
	(with ADDRESS valid) and when DATA OUTPUT becomes valid.	T <sub>WSA</sub>	Required delay between beginning of valid ADD-RESS and beginning of WRITE ENABLE pulse.
T <sub>CD</sub>	Delay between when CHIP ENABLE becomes high and DATA OUTPUT is in off state.	T <sub>WSD</sub>	Required delay between beginning of valid DATA INPUT and end of WRITE ENABLE pulse.
T <sub>AA</sub>	Delay between beginning of valid ADDRESS (with CHIP ENABLE low) and when DATA OUTPUT becomes valid.	$T_{WD}$	Delay between beginning of WRITE ENABLE pulse and when DATA OUTPUT reflects complement of DATA INPUT.
T <sub>WSC</sub>	Required delay between beginning of valid CHIP ENABLE and beginning of WRITE ENABLE pulse.	T <sub>WHC</sub>	Required delay between end of WRITE ENABLE pulse and end of CHIP ENABLE.
T <sub>WHD</sub>	Required delay between end of WRITE ENABLE pulse and end of valid INPUT DATA.	$T_{WHA}$	Required delay between end of WRITE ENABLE pulse and end of valid ADDRESS.



# 1024-BIT BIPOLAR | 82S126 PROGRAMMABLE ROM (256x4 PROM)

**82S129** 

**FEBRUARY 1975** 

#### DIGITAL 8000 SERIES TTL/MEMORY

#### **DESCRIPTION**

The 82S126 (Open Collector Outputs) and the 82S129 (Tri-State Outputs) are Bipolar 1024-Bit Read Only Memories, organized as 256 words by 4 bits per word. They are Field-Programmable, which means that custom patterns are immediately available by following the fusing procedure given in this data sheet. The standard 82S126 and 82S129 devices are supplied with all outputs at logical "0". Outputs are programmed to a logic "1" level at any specified address by fusing a Ni-Cr link matrix.

The 82S126 and 82S129 are fully TTL compatible, and include on-chip decoding and two chip enable inputs for ease of memory expansion. They feature either Open Collector or Tri-State outputs for optimization of word expansion in bussed organizations.

Both 82S126 and 82S129 devices are available in the commercial and military temperature ranges. For the commercial temperature range (0°C to +75°C) specify N82S126/129, B or F, For the military temperature range  $(-55^{\circ}\text{C to} + 125^{\circ}\text{C})$  specify S82S126/129, F only.

#### **FEATURES**

- ORGANIZATION 256 X 4
- **ADDRESS ACCESS TIME:**

S82S126/129 - 70ns, MAXIMUM N82S126/129 - 50ns, MAXIMUM

- POWER DISSIPATION 0.5mW/BIT TYPICAL
- INPUT LOADING:


 $$82$126/129 - (-150\mu A) MAXIMUM$  $N82S126/129 - (-100\mu A) MAXIMUM$ 

- TWO CHIP ENABLE INPUTS
- ON-CHIP ADDRESS DECODING
- **OUTPUT OPTION: OPEN COLLECTOR - 82S126 TRI-STATE — 82S129**
- NO SEPARATE "FUSING" PINS
- **UNPROGRAMMED OUTPUTS ARE "0" LEVEL**
- 16-PIN CERAMIC DIP


#### **APPLICATIONS**

PROTOTYPING/VOLUME PRODUCTION SEQUENTIAL CONTROLLERS **MICROPROGRAMMING** HARDWIRED ALGORITHMS **CONTROL STORE** RANDOM LOGIC **CODE CONVERSION** 

#### PIN CONFIGURATION



#### **BLOCK DIAGRAM**



#### **ABSOLUTE MAXIMUM RATINGS**

	PARAMETER	RATING	UNIT
V <sub>CC</sub>	Power Supply Voltage	+7	Vdc
$V_{IN}$	Input Voltage	+5.5	Vdc
$V_{OH}$	High Level Output Voltage (82S126)	+5.5	Vdc
$v_0$	Off-State Output Voltage (82S129)	+5.5	Vdc
T <sub>A</sub>	Operating Temperature Range (N82S126/129) (S82S126/129)	0° to +75° −55° to +125°	°c °c
$T_{stg}$	Storage Temperature Range	-65° to +150°	°C

# $\begin{array}{lll} \textbf{ELECTRICAL CHARACTERISTICS} & \begin{array}{lll} S82S126/S82S129 & -55^{\circ}C \leqslant T_{A} \leqslant +125^{\circ}C, \, 4.5 V \leqslant V_{CC} \leqslant 5.5 V \\ N82S126/N82S129 & 0^{\circ}C \leqslant T_{A} \leqslant +75^{\circ}C, \, 4.75 V \leqslant V_{CC} \leqslant 5.25 V \end{array}$

			60	201201	120	N82S126/129			
	PARAMETER	TEST CONDITIONS <sup>1</sup>		2\$126/	·		T	129	UNIT
			MIN	TYP <sup>2</sup>	MAX	MIN	TYP <sup>2</sup>	MAX	
V <sub>OL</sub>	"0" Output Voltage	I <sub>OUT</sub> = 16mA			0.5			0.5	V
I <sub>OLK</sub>	Output Leakage Current (82S126)	$\overline{CE}_1$ or $\overline{CE}_2$ = "1", $V_{OUT}$ = 5.5V			60			40	μΑ
lo(OFF)	Hi-Z State Output Current (82S129)	$\overline{CE}_1$ or $\overline{CE}_2$ = "1", $\overline{V}_{OUT}$ = 5.5V			60			40	μΑ
		CE <sub>1</sub> or CE <sub>2</sub> = "1", V <sub>OUT</sub> = 0.5V			-60			-40	μΑ
V <sub>OH</sub>	"1" Output Voltage (82S129)	$\overline{CE}_1 = \overline{CE}_2 = "0",$ $I_{OUT} = -2.0 \text{mA},$ "1" STORED	2.4			2.4			V
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 2.0V, V_{CC} = 5.0V$		5			5		pF
C <sub>OUT</sub>	Output Capacitance	$V_{OUT} = 2.0V, V_{CC} = 5.0V$		8			8		рF
$I_{IL}$	"0" Input Current	V <sub>IN</sub> = 0.45V			- 150			-100	μΑ
I <sub>IH</sub>	"1" Input Current	V <sub>IN</sub> = 5.5V			50			40	μΑ
$V_{IL}$	"0" Level Input Voltage				.80			.85	V
$V_{IH}$	"1" Level Input Voltage		2.0			2.0			V
Icc	V <sub>CC</sub> Supply Current			105	125		105	120	mA
V <sub>IC</sub>	Input Clamp Voltage	I <sub>IN</sub> = -18mA		-0.8	-1.2		-0.8	-1.2	٧
los	Output Short Circuit Current (82S129)	V <sub>OUT</sub> = 0V	- 15		-85	-20		-70	mA

# **SWITCHING CHARACTERISTICS** $\begin{array}{lll} S82S126/129 & -55^{\circ}C \leqslant T_{A} \leqslant +125^{\circ}C, \ 4.5 \ V \leqslant V_{CC} \leqslant 5.5 \ V \\ 0^{\circ}C \leqslant T_{A} \leqslant +75^{\circ}C, \ 4.75 \ V \leqslant V_{CC} \leqslant 5.25 \ V \\ \end{array}$

PARAMETER	TEST CONDITIONS	S829		2S126/129		N82S126/129		
PARAMETER	TEST CONDITIONS	MIN	TYP <sup>2</sup>	MAX	MIN	TYP <sup>2</sup>	MAX	UNIT
Propagation Delay								
T <sub>AA</sub> Address to Output	C <sub>L</sub> = 30pF		35	70		35	50	ns
T <sub>CD</sub> Chip Disable to Output	$R_1 = 270\Omega$		15	35		15	20	ns
T <sub>CE</sub> Chip Enable to Output	$R_2 = 600\Omega$		15	35		15	20	ns

<sup>1.</sup> Positive current is defined as into the terminal referenced.

<sup>2.</sup> Typical values are at  $V_{CC}$  = 5.0V,  $T_{A}$  = +25 $^{\circ}$  C.

#### PROGRAMMING SPECIFICATIONS (Testing of these limits may cause programming of device.) T<sub>A</sub> = +25°C


	242445752	TEST COMPLETIONS		LIMITS		LINIT
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power Sup	oply Voltage					•
V <sub>CCP</sub> <sup>1</sup>	To Program	I <sub>CCP</sub> = 350 ± 50mA (Transient or steady state)	8.5	8.75	9.0	V
V <sub>CCH</sub>	Upper Verify Limit		5.3	5.5	5.7	v
$V_{CCL}$	Lower Verify Limit		4.3	4.5	4.7	V
$V_S^3$	Verify Threshold		0.9	1.0	1.1	V
I <sub>CCP</sub>	Programming Supply Current	$V_{CCP} = +8.75 \pm .25V$	300	350	400	mA
Input Vol	tage					
V <sub>IH</sub>	Logical "1"		2.4	-	5.5	V
$V_{IL}$	Logical "0"		0	0.4	0.8	V
Input Cur	rent					
I <sub>IH</sub>	Logical "1"	V <sub>IH</sub> = +5.5V			50	μΑ
I <sub>IL</sub>	Logical "0"	V <sub>IL</sub> = +0.4V			-500	μΑ
V <sub>OUT</sub> <sup>2</sup>	Output Programming Voltage	$I_{OUT} = 200 \pm 20$ mA (Transient or steady state)	16.0	17.0	18.0	V
lout	Output Programming Current	V <sub>OUT</sub> = +17 ± 1V	180	200	220	mA
TR	Output Pulse Rise Time		10		50	μs
tp	CE Programming Pulse Width		1		2	ms
$t_D$	Pulse Sequence Delay		10			μs
T <sub>PR</sub>	Programming Time	V <sub>CC</sub> = V <sub>CCP</sub>			2.5	sec
T <sub>PS</sub>	Programming Pause	V <sub>CC</sub> = 0V	5			sec
$\frac{{T_{PR}}^4}{{T_{PR}}^+{T_{PS}}}$	Programming Duty Cycle				33	%

#### PROGRAMMING PROCEDURE


- 1. Terminate all device outputs with a 10K  $\!\Omega$  resistor to VCC.
- 2. Select the Address to be programmed, and raise V<sub>CC</sub> to  $V_{CCP} = 8.75 \pm .25V$ .
- 3. After  $10\mu$ s delay, apply  $V_{OUT} = +17 \pm 1V$  to the output to be programmed. Program one output at the time.
- 4. After  $10\mu$ s delay, pulse both  $\overline{CE}$  inputs to logic "0" for 1 to 2 ms.
- 5. After  $10\mu s$  delay, remove +17V from the programmed output.
- 6. To verify programming, after 10 $\mu$ s delay, lower V<sub>CC</sub> to V<sub>CCH</sub> = +5.5  $\pm$  .2V, and apply a logic "0" level to both  $\overline{\text{CE}}$  inputs. The programmed output should remain in the "1" state. Again, lower V<sub>CC</sub> to V<sub>CCL</sub> = +4.5  $\pm$  .2V, and verify that the programmed output remains in the "1" state.
- 7. Raise  $V_{CC}$  to  $V_{CCP}$  = 8.75  $\pm$  .25V, and repeat steps 3 through 6 to program other bits at the same address.
- 8. After  $10\mu$ s delay, repeat steps 2 through 7 to program all other address locations.

- 1. Bypass  $V_{CC}$  to GND with a  $0.01\mu F$  capacitor to reduce voltage spikes.
- 2. Care should be taken to insure the 17 ± 1V output voltage is maintained during the entire fusing cycle. The recommended supply is a constant current source clamped at the specified voltage limit.
- 3. Vs is the sensing threshold of the PROM output voltage for a programmed bit. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.
- 4. Continuous fusing for an unlimited time is also allowed, provided that a 33% duty cycle is maintained. This may be accomplished by following each Program-Verify cycle with a Rest period (V<sub>CC</sub> = 0V) of 4ms.


#### AC TEST FIGURE AND WAVEFORM




#### **TYPICAL FUSING PATH**




#### TYPICAL PROGRAMMING SEQUENCE



#### **MANUAL PROGRAMMER**



#### **TIMING SEQUENCE**





# TRI-STATE QUAD BUS TRANSCEIVERS 8T26A - B, F • 8T28 - B, F

#### DIGITAL 8T SERIES INTERFACE TTL/MSI

#### **DESCRIPTION**


The 8T26A/28 consists of four pairs of Tri-State logic elements configured as Quad Bus Drivers/Receivers along with separate buffered receiver enable and driver enable lines. This single IC Quad Transceiver design distinguishes the 8T26A/28 from conventional multi-IC implementations. In addition, the 8T26/28's ultra high speed while driving heavy bus capacitance (300pF) makes these devices particularly suitable for memory systems and bidirectional data buses.

Both the Driver and Receiver gates have Tri-State outputs and low-current PNP inputs. Tri-State outputs provide the high switching speeds of totempole TTL circuits while offering the bus capability of open collector gates. PNP inputs reduce input loading to 200µA maximum.

#### **FEATURES**


- 8T26A HAS INVERTING OUTPUTS
- 8T28 HAS NON-INVERTING OUTPUTS
- SCHOTTKY-CLAMPED TTL
- TRI-STATE OUTPUTS (40mA CURRENT SINK)
- LOW CURRENT PNP INPUTS
- SCHOTTKY INPUT CLAMP DIODES
- HIGH SPEED (20ns WITH 300pF LOAD)

#### **PIN CONFIGURATION**



#### **APPLICATIONS**

HALF-DUPLEX DATA TRANSMISSION **MEMORY INTERFACE BUFFERS** DATA ROUTING IN BUS ORIENTED SYSTEMS **HIGH CURRENT DRIVERS** MOS/CMOS-TO-TTL INTERFACE



#### SIGNETICS TRI-STATE QUAD BUS TRANSCEIVERS ■ 8T26A, 8T28

#### **ELECTRICAL CHARACTERISTICS**

Commercial:  $V_{CC}$  = 5.0V ± 5%,  $T_A$  = 0°C to +70°C Military:  $V_{CC}$  = 5.0V ± 10%,  $T_A$  = -55°C to +125°C

	DADAMETER	TEGT CONDITIONS		LIMITS	3	
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Drive						
I <sub>IL</sub>	Low Level Input Current	V <sub>IN</sub> = 0.4V			-200	μΑ
I <sub>IL</sub>	Low Level Input Current (Disabled)	V <sub>IN</sub> = 0.4V			-25	μΑ
, t <sub>iH</sub>	High Level Input Current (DIN, DE)	VIN = VCC MAX			25	μΑ
V <sub>OL</sub>	Low Level Output Voltage (Pins 3, 6, 10, 13)	I <sub>OUT</sub> = 48mA (Note 8)			0.5	V
V <sub>OH</sub>	High Level Output Voltage (Pins 3, 6, 10, 13)	I <sub>OUT</sub> = -10mA, V <sub>CC</sub> = V <sub>CC</sub> MIN (Note 7)	2.4			V
los	Short Circuit Output Current (Pins 3, 6, 10, 13)	V <sub>OUT</sub> = 0V, V <sub>CC</sub> = V <sub>CC</sub> MAX (Note 12)	-50		- 150	mA
Recei	ver					
I <sub>IL</sub>	Low Level Input Current	V <sub>IN</sub> = 0.4V			-200	μΑ
· I <sub>IH</sub>	High Level Input Current (RE)	V <sub>IN</sub> = V <sub>CC</sub> MAX			25	μΑ
$V_{OL}$	Low Level Output Voltage	I <sub>OUT</sub> = 20mA (Note 8)			0.5	V
V <sub>OH</sub>	High Level Output Voltage (Pins 2, 5, 11, 14)	$I_{OUT} = -100\mu A$ , $V_{CC} = 5.0V$ $I_{OUT} = -2.0mA$ (Note 7)	3.5 2.4			V V
I <sub>OS</sub>	Short Circuit Output Current (Pins 2, 5, 11, 14)	$V_{OUT} = 0V$ , $V_{CC} = V_{CC} MAX$	- 30		-75	mA
Both	Driver and Receiver					
$V_{TL}$	Low Level Input Threshold Voltage		0.85			V
$V_{TH}$	High Level Input Threshold Voltage				2	V
	Low Level Output Off Leakage Current	V <sub>OUT</sub> = 0.5V			- 100	μΑ
	High Level Output Off Leakage Current	V <sub>OUT</sub> = 2.4V			100	μΑ
$\vee_1$	Input Clamp Voltage	I <sub>IN</sub> = -12mA			- 1.0	V
	Power/Current Consumption 8T26 8T28	$V_{CC} = V_{CC} MAX$ $V_{CC} = V_{CC} MAX$			457/87 78/110	mW/mA mW/mA

#### **SWITCHING CHARACTERISTICS**


PARAMETER	TEST CONDITIONS	8T26A MAX	8T28 MAX	UNIT
Propagation Delay				
t <sub>ON</sub> D <sub>OUT</sub> to R <sub>OUT</sub>	C <sub>L</sub> = 30pF, Note 9	14 14	17 17	ns
$t_{ON}$ D <sub>IN</sub> to D <sub>OUT</sub> $t_{OFF}$ D <sub>IN</sub> to D <sub>OUT</sub>	C <sub>L</sub> = 300pF, Note 9	14 14	17 17	ns
Data Enable to Data Output				
$t_{PZL}$ High Z to O $t_{PLZ}$ O to High Z	C <sub>L</sub> = 300pF, Note 9	25 20	28 23	ns
Receiver Enable to Receiver Output				
$t_{PZL}$ High Z to O $t_{PLZ}$ O to High Z	C <sub>L</sub> = 30pF, Note 9	20 15	23 18	ns


- 1. All voltage measurements are referenced to the ground terminal.
  2. All measurements are taken with ground pin tied to zero volts.
- 3. Positive current flow is defined as into the terminal referenced.
  4. Positive NAND Logic definition: "UP" Level = "1"; "DOWN" Level = "0".
- 5. Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings.6. Measurements apply to each output and the associated data input independently.
- Output source current is supplied through a resistor to ground.

- 8. Output sink current is supplied through a resistor to V<sub>CC</sub>.
  9. Refer to AC test circuits.
  10. Manufacturer reserves the right to make design and process changes and improvements.
- 11.  $V_{CC}$  = 5.25V. 12. Do not ground more than one output at a time.

#### **AC TEST CIRCUITS AND WAVEFORMS**

# PROPAGA








#### **INPUT PULSE:**

 $t_r = t_f = 5$ ns (10% to 90%) freq = 10MHz (50% duty cycle) Amplitude = 2.6V

#### PROPAGATION DELAY (DIN TO DOUT)










#### INPUT PULSE:

 $t_r = t_f = 5ns$  (10% to 90%) freq = 10MHz (50% duty cycle) Amplitude = 2.6V

#### PROPAGATION DELAY (DATA ENABLE TO DATA OUTPUT)










#### INPUT PULSE:

 $t_r = t_f = 5$ ns (10% to 90%) freq = 5MHz (50% duty cycle) Amplitude = 2.6V

#### PROPAGATION DELAY (RECEIVE ENABLE TO RECEIVE OUTPUT)








#### INPUT PULSE:


 $t_r$  =  $t_f$  = 5ns (10% to 90%) freq = 5MHz (50% duty cycle) Amplitude = 2.6V

#### SIGNETICS TRI-STATE QUAD BUS TRANSCEIVERS ■ 8T26A, 8T28

#### TYPICAL APPLICATIONS



#### **BLOCK DIAGRAM**





# 8-BIT BIDIRECTIONAL I/O PORT | 8T31

8T31 - N. F

### ADVANCE INFORMATION

## DIGITAL 8T SERIES INTERFACE TTL/MSI

## DESCRIPTION

The 8T31 8-bit Bidirectional I/O Port is designed to function is a general purpose I/O interface element in minicomputers, nicrocomputers and other bus oriented digital systems. It consists of 8 clocked latches with two sets of bidirectional nputs/outputs, Bus A (BA0-BA7) and Bus B (BB0-BB7). Each Bus has a write control line and a read control line. The two buses operate independently except for the case where the user is attempting to write data in from each bus simultaneously. In that case, the data on Bus A will be vritten into the latches while Bus B will be forced into a nigh impedance state. Data written into one Bus will appear nverted at the other Bus.


A master enable  $(\overline{M}_F)$  is provided that enables or disables 3us B regardless of the state of the other inputs.

A unique feature of the 8T31 is its ability to start up in a predetermined state. If the clock is maintained at a voltage ess than .8V until the power supply reaches 3.5V, Bus A will always be all logic 1 levels, while Bus B will be all ogic 0 levels.

## **FEATURES**

- LOW INPUT CURRENT—500 $\mu$ A AT V<sub>IN</sub>=.55V, 100 $\mu$ A AT V<sub>IN</sub>=5.5V FOR EASY BUS INTERFACE AND MOS INTERFACE
- COMPLETE BIDIRECTIONAL CAPABILITY
- MASTER ENABLE FOR PORT SELECTION (BUS B ONLY)
- BUS A OVERRIDES IF BOTH BUSES ARE IN WRITE MODE SIMULTANEOUSLY
- ▶ HIGH FANOUT-IOL=20mA MIN, AT VOL=.55V 10 SCHOTTKY LOADS, 12 STANDARD TTL LOADS, **50 LOW POWER SCHOTTKY LOADS**
- **▶** HIGH CAPACITIVE DRIVE CAPACITY—I<sub>OH</sub>=-3.2mA AT V<sub>OH</sub>=2.4V
- STARTS UP IN A KNOWN STATE (ALL LOGIC 1 LEVELS ON BUS A, ALL LOGIC 0 LEVELS ON BUS B) WHEN CLOCK IS HELD BELOW .8V UNTIL VCC **REACHES 3.5V**


## PIN CONFIGURATION



## **CONTROL FUNCTION TABLES**

BUS A								
$\overline{R}_{BA}$		V <sub>BA</sub>	CLK		BUS A			
X 0		0	1		WRITE (INPUT)			
0 1		1	X		READ (OUTPUT)			
1	1 1		X		HI-Z			
BUS B								
R <sub>BB</sub>	$W_{BB}$	WBA	CLK	ME	BUS B			
×	Χ	X	Χ	1	HI-Z			
1	0	X	X	0	HI-Z			
X	1	0	X	0	HI-Z			
0	0	X	X	0	READ (OUTPUT)			
X	1	1	1	0	WRITE (INPUT)			

## **SCHEMATIC**



## **ELECTRICAL CHARACTERISTICS** $0^{\circ}C = T_{A} = 70^{\circ}C$


PARAMETER		TEST CONDITIONS	LIMITS			
		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OH</sub>	High Level Output Voltage	I <sub>OUT</sub> = -3.2mA, V <sub>CC</sub> = 4.75V	2.4			V
$V_{OL}$	Low Level Output Voltage	I <sub>OUT</sub> = 20mA, V <sub>CC</sub> = 4.75V			0.55	V
$V_{I}$	Input Clamp Voltage	$I_{IN} = -5 \text{mA}, V_{CC} = 4.75 \text{V}$			-1	V
LIH	High Level Input Current	$V_{IN} = 5.5V, V_{CC} = 5.25V$			100	μΑ
IIL	Low Level Input Current	V <sub>IN</sub> = 0.55V, V <sub>CC</sub> = 5.25V			-500	μΑ
$V_{IH}$	High Level Input Voltage		2		5.5	V
$V_{IL}$	Low Level Input Voltage		-1		0.8	V
Ios	Output Short Circuit Current	V <sub>OUT</sub> = 0V, V <sub>CC</sub> = 5.25V	-20		-200	mA
Гонв	Bus B High Level Output Current	V <sub>OUT</sub> = 2.0V, V <sub>CC</sub> = 4.75V	-10			mA
Icc	Supply Current	V <sub>CC</sub> = 5.25V			150	mA
$C_{IN}$	Input Capacitances					
	Control	$V_{IN} = 0V$			6	pF
	Data	$ V_{IN} = 3V $ $V_{IN} = 0V$			12 9	pF pF

## **SWITCHING CHARACTERISTICS**

DADAMETER		TEST COMPLETIONS	LIMITS			
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> ZL		C <sub>L</sub> = 300pF		27	45	ns
t <sub>ZH</sub>		C <sub>L</sub> = 300pF		29	50	ns
$t_{ZL}$	Propagation Delay From Read $(\overline{R}_{BB})$ , Write $(W_{BB})$ and Master Enable $(\overline{M}_E)$ to Bus B	C <sub>L</sub> = 30pF		17	30	ns
<sup>t</sup> zH		C <sub>L</sub> = 30pF		14	25	ns
$t_{LZ}$		C <sub>L</sub> = 30pF		13	20	ns
t <sub>HZ</sub>		C <sub>L</sub> = 30pF		17	30	ns
<sup>t</sup> SETUP	Bus A Data Setup and Hold Times		0	-10		ns
t <sub>HOLD1</sub>			10	4		ns
t <sub>HOLD0</sub>			25	16		ns
<sup>t</sup> SETUP	Bus A Write Setup and Hold		30	20		ns
<sup>t</sup> HOLD	Times		0	-30		ns
<sup>t</sup> SETUP	Bus B Data Setup and Hold		*			ns
t <sub>HOLD</sub>	Times		0			ns

<sup>\*</sup>The Bus B Data Setup Time is equal to the clock pulse width.


## **B PACKAGE**



#### NOTES:


- 1. Lead Material: Alloy 42 or equivalent.
- 2. Body Material: Plastic.
- 3. Tolerances non cumulative.
- 4. Signetics symbol denotes Lead No. 1:
- 5. Lead spacing shall be measured within this zone.
- 6. Body dimensions do not include molding flash.
- 7. Thermal Resistance:  $\Theta$  Ja = .16°C/mW,  $\Theta$  Jc = .08°C/mW.
- 8. All dimensions shown in parentheses are English. (Inches)


## FJ PACKAGE





## NOTES:


- 1. Lead material: Alloy 42 or equivalent, tin plated.
- 2. Body material: Ceramic with glass seal.
- 3. Tolerances non cumulative.
- 4. Signetics symbol denotes Lead No. 1.
- 5. Lead spacing shall be measured within this zone.
- 6. Thermal resistance:  $\Theta$  Ja = .090°C/mW,  $\Theta$  Jc = .025°C/mW.
- 7. All dimensions shown in parentheses are English. (Inches)






















## **WJ PACKAGE**



#### NOTES:

- 1. Lead material: Alloy 42 or equivalent, tin plated.
- 2. Body material: Ceramic with glass seal at leads.
- 3. Lid material: Ceramic, glass seal.
- 4. Tolerances non cumulative.
- 5. Lead spacing shall be measured within this zone.
- 6. Signetics symbol or angle cut denotes Lead No. 1.
- 7. Recommended minimum offset before lead bend.
- 8. Maximum glass climb .010.
- 9. Thermal resistance:  $\Theta$  Ja = .195 °C/mW,  $\Theta$  Jc = .085°C/mW.
- 10. All dimensions shown in parentheses are English, (Inches)





#### **EUROPEAN SALES OFFICES**

Austria: Österreichische Philips, Bauelemente Industrie G.m.b.H., Zieglergasse 6, Tel. 93 26 22, A-1072 WIEN.

Belgium: M.B.L.E., 80, rue des Deux Gares, Tel. 523 00 00, B-1070 BRUXELLES.

Denmark: Miniwatt A/S, Emdrupvej 115A, Tel. (01) 69 16 22, DK-2400 KØBENHAVN NV. Finland: Oy Philips Ab, Elcoma Division, Kaivokatu 8, Tel. 1 72 71, SF-00100 HELSINKI 10.

France: R.T.C., La Radiotechnique-Compelec, 130 Avenue Ledru Rollin, Tel. 355-44-99, F-75540 PARIS 11.

Germany: Valvo, UB Bauelemente der Philips G.m.b.H., Valvo Haus, Burchardstrasse 19, Tel. (040) 3296-1, D-2 HAMBURG 1.

Greece: Philips S.A. Hellénique, Elcoma Division, 52, Av. Syngrou, Tel. 915 311, ATHENS. Ireland: Philips Electrical (Ireland) Ltd., Newstead, Clonskeagh, Tel. 69 33 55, DUBLIN 14.

Italy: Philips S.p.A., Sezione Elcoma, Piazza IV Novembre 3, Tel. 2-6994, I-20124 MILANO.

Netherlands: Philips Nederland B.V., Afd. Elonco, Boschdijk 525, Tel. (040) 79 33 33, NL-4510 EINDHOVEN.

 $\textbf{Norway:} \ \mathsf{Electronica} \ \mathsf{A.S.}, \ \mathsf{Vitaminveien} \ \mathsf{11}, \ \mathsf{Tel.} \ (\mathsf{02}) \ \mathsf{15} \ \mathsf{05} \ \mathsf{90}, \ \mathsf{P.O.Box} \ \mathsf{29}, \ \mathsf{Grefsen}, \ \mathsf{OSLO} \ \mathsf{4}.$ 

Portugal: Philips Portuguesa S.A.R.L., Av. Eng. Duharte Pacheco 6, Tel. 68 31 21, LISBOA 1.

Spain: COPRESA S.A., Balmes 22, Tel. 301 63 12, BARCELONA 7.

Sweden: ELCOMA A.B., Lidingövägen 50, Tel. 08/67 97 80, S-10 250 STOCKHOLM 27.

Switzerland: Philips A.G., Elcoma Dept., Edenstrasse 20, Tel. 01/44 22 11, CH-8027 ZÜRICH.

Turkey: Türk Philips Ticaret A.S., EMET Department, Gümüssuyu Cad. 78-80, Tel. 45.32.50, Beyoglü, ISTANBUL.

United Kingdom: Mullard Ltd., Mullard House, Torrington Place, Tel. 01-580 6633, LONDON WC1E 7HD.

© N.V. Philips' Gloeilam penfabrieken

This information is furnished for guidance, and with no guarantees as to its accuracy or completeness; its publication conveys no licence under any patent or other right, nor does the publisher assume liability for any consequence of its use; specifications and availability of goods mentioned in it are subject to change without notice; it is not to be reproduced in any way, in whole or in part, without the written consent of the publisher.

Printed in The Netherlands 9399 509 53261

